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Abstract
Reliability, power consumption and timing performance are key concerns for today’s inte-
grated circuits. Measurement techniques capable of quantifying the timing characteristics
of a circuit, while it is operating, facilitate a range of benefits. Delay variation due to
environmental and operational conditions, and degradation can be monitored by track-
ing changes in timing performance. Using the measurements in a closed-loop to control
power supply voltage or clock frequency allows for the reduction of timing safety margins,
leading to improvements in power consumption or throughput performance through the
exploitation of better-than worst-case operation.
This thesis describes a novel online timing slack measurement method which can directly
measure the timing performance of a circuit, accurately and with minimal overhead. En-
hancements allow for the improvement of absolute accuracy and resolution. A compilation
flow is reported that can automatically instrument arbitrary circuits on FPGAs with the
measurement circuitry. On its own this measurement method is able to track the “health”
of an integrated circuit, from commissioning through its lifetime, warning of impending
failure or instigating pre-emptive degradation mitigation techniques.
The use of the measurement method in a closed-loop dynamic voltage and frequency
scaling scheme has been demonstrated, achieving significant improvements in power con-
sumption and throughput performance.
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 t (f) Phase lead step size for frequency f
di(t ) Discrepancy count of RUM i at phase lead t 
tsS,i Timing (setup) slack at shadow register i
tsR,i Timing (setup) slack at RUM i
tdS,i Eﬀective delay at shadow register i
tdR,i Eﬀective delay at RUM i
tsC Critical timing (setup) slack
tdC Critical eﬀective delay
 tcal Clock period step size for calibration sweep
tRS,i Shadow register delay oﬀset for RUM i
 tdR,slow/fast Percentage intra-die delay variation at the slow/fast corner
fin PLL input frequency
fref PLL reference frequency
fvco PLL voltage-controlled oscillator frequency
fout PLL output frequency
Vnom Nominal operating voltage
Vmin Minimum voltage
Ileak Leakage current
 tclk Clock period step size for frequency scaling
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 VDD Voltage step size for voltage scaling
tG Timing (setup) slack guardband
tM OSM latency
tL Voltage and frequency control latency
tH Timing (setup) slack hysteresis
P Operating power
Pset Requested operating power
PH Power hysteresis
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1 Introduction
Scaling the process technology used to manufacture integrated circuits ha’s historically
resulted in improvements in power consumption, switching performance and transistor
density, as promised by Dennard [20]. This remains the driving force behind the semicon-
ductor industry today. As these technologies have entered the nanometre scale, devices
manufactured using them are increasingly experiencing the eﬀects of delay variability. This
variability is aﬀecting the devices, not just at the time of manufacturing or commissioning,
but during their lifetime, with an increased susceptibility to the eﬀects of environment, op-
erating conditions and degradation [74]. Newly manufactured devices already experience
delay variation of as much as ±15% [11], which can deteriorate further by an additional
20% during a 10 year operating life [65].
In order for circuits to function reliably, manufacturers must account for the worst-case
delay variation using timing margins. As the variability increases, so to do these margins,
eroding much of the improvements achieved by process scaling and potentially making it
counter-productive. It may no longer be possible for margins alone to protect against this
variability, as doing so would jeopardise the circuit’s performance to too great an extent.
The coupling between variability and reliability is dominating the benefit of scaling [31] and
is a chief concern of the International Technology Roadmap for Semiconductors (ITRS),
an organisation representing key industrial leaders worldwide.
The use of sensors to monitor how a circuit is being aﬀected by variability oﬀers part of
a solution and may make it possible to improve the viability of continued process scaling.
Sensors of this type have yet to be fully realised.
Since this variability typically impacts the circuit’s delay, measuring this directly would
provide the greatest insight. Timing (setup) slack is the diﬀerence between the time that
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data is required, and the time it is provided. A positive timing slack indicates that the
circuit is operating safely, with a margin by which the delay can increase before caus-
ing failure. Measuring timing slack allows for monitoring of the “health” of a circuit and
can provide an early warning of deterioration, trigging pre-emptive actions to avoid fail-
ure. These sensors form part of a new paradigm for circuit design know as “resilience”,
whereby systems are able to cope with stress and catastrophe though self-monitoring and
adaptation.
This thesis outlines the Online Slack Measurement method (OSM), a technique which
uses circuit level sensors to measure the timing slack at critical nodes in the circuit, thereby
directly measuring the eﬀects of delay variability. It can do so accurately and with a low
overhead, both in terms of area and performance. A Slack Measurement Insertion (SMI)
tool flow is described which allows for the measurement circuitry to be automatically added
into arbitrary circuits implemented on Field Programmable Gate Arrays (FPGAs) with
little-to-no manual intervention.
Dynamic Voltage and Frequency Scaling (DVFS), is an example of a resilient system,
whereby the operating parameters of the circuit are controlled in response to measured
changes in performance. This thesis demonstrates DVFS using OSM, which is capable of
achieving significant improvements in power eﬃciency or performance in today’s devices
through the reduction of timing margins. It also has the potential to increase the lifetime
of an integrated circuit through self-adaptation.
1.1 Outline
Chapter 2 gives an overview of sources of delay variability and the means by which the
eﬀects of this variability can be measured. It points to the need for a method of measuring
the timing performance of a circuit directly, while it is operating, in order to establish how
it is being aﬀected by variability and from this how “healthy” it is.
Chapter 3 introduces Online Slack Measurement, a technique which is able to directly
measure the timing slack in an online circuit, without impacting on its operation. Methods
of enhancing this technique to improve accuracy and resolution are described, as is a
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technique for identifying which parts of the circuit should be instrumented for monitoring.
A variety of circuits are investigated to establish the relationship between delay distribution
and amount of the circuit which must be instrumented.
Chapter 4 details how the Online Slack Measurement technique can be mapped to cur-
rent FPGA architectures, and presents a tool, Slack Measurement Insertion, which can
automatically add the measurement circuitry to arbitrary circuits with a minimal over-
head, both in terms of the area and timing performance.
Chapter 5 uses Online Slack Measurement in a close loop to quantify the timing per-
formance of the circuit and control its supply voltage and/or clock frequency in order to
improve power eﬃciency, throughput or provide operation beneath a power envelope.
1.2 Published Work
The majority of the work presented in this thesis has been published following peer-review.
This section briefly describes the relevant publications.
The principle of Online Slack Measurement was presented at the ACM/SIGDA Inter-
national Symposium on Field-Programmable Gate Arrays in 2010 [37]. This included
calibration and early work on frequency dithering.
In 2012 a paper was published in the IEEE International Symposium on Field-Programmable
Custom Computing Machines that described the fully developed Online Slack Measurement
technique, calibration, and methodology for the selection of registers for instrumenting [38].
Also included was an analysis of the overheads for monitoring circuits and a provisional
study into the use of Online Slack Measurement for Dynamic Voltage and Frequency Scal-
ing.
A paper describing the Slack Measurement Insertion tool flow, and mapping of Online
Slack Measurement to the architecture of a current generation FPGA was published at the
International Conference on Field Programmable Logic and Applications in 2013 [39].
Also in 2013, Online Timing Slack Measurement formed part of a paper published in the
IEEE Design & Test of Computers [56]. This described Online Slack Measurement and its
applications in the context of variation and reliability in FPGAs.
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Dynamic Voltage Frequency Scaling using Online Slack Measurement automatically
added to arbitrary circuits on FPGAs using Slack Measurement Insertion was published
at the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays in
2014 [36].
Recently, a paper describing timing error detection using shadow registers in arbitrary
circuits, which are instrumented automatically using RIPPL, was presented at the Inter-
national Conference on Field Programmable Logic and Applications in 2014 [57].
1.3 Statement of Original Contributions
As evidenced by the series of associated publications, this thesis describes a number of
original contributions. These are the work of the author except where stated otherwise
and include:
• A novel method for measuring timing slack in circuits while they are operating and
without disrupting this operation.
• The calibration of this measurement method to improve absolute accuracy.
• An analysis of the accuracy of the measurement method.
• A technique for improving the measurement resolution of the online timing slack
measurement method.
• Amethod for the selection of important registers to be monitored by the measurement
method.
• Mappings of shadow registers, to be used for the measurement technique or other
applications, to a modern FPGA architecture.
• A tool flow for compiling the relevant hardware necessary for the timing measurement
method into arbitrary circuits while minimising timing overheads.
• The use of online timing slack measurement for dynamic voltage and frequency scal-
ing.
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• A adaptation of the calibration technique to ensure conservative measurement when
used for dynamic voltage and frequency scaling.
• Guardbanding techniques to ensure optimised and save circuit functionality under
dynamic voltage and frequency scaling.
• Dynamic voltage and frequency scaling controllers for maximising throughput or
eﬃciency, or providing operation under power constraints, either static or dynamic.
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2 Background
2.1 Introduction
Despite manufacturers best eﬀorts, no two integrated circuits are alike. They are aﬀected
by delay variation at the time of manufacturing and during the course of their operating life.
This chapter reviews the literature relating to the sources of this variation, and methods
by which it can be quantified.
2.2 Delay Variability and Timing Failure
The propagation delay of transistors can be aﬀected by a number of parameters. In syn-
chronous circuits, variation in the propagation delay of the transistors which make up
the circuit can result in timing failure, whereby the circuit ceases to function correctly.
This delay variability may be investigated by analysing a simple CMOS inverter circuit,
as shown in Figure 2.1.
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5.1 Introduction 
The inverter is truly the nucleus of all digital designs. Once its operation and properties are
clearly understood, designing more intricate structures such as NAND gates, adders, mul-
tipliers, and microprocessors is greatly simplified. The electrical behavior of these com-
plex circuits can be almost completely derived by extrapolating the results obtained for
inverters. The analysis of inverters can be extended to explain the behavior of more com-
plex gates such as NAND, NOR, or XOR, which in turn form the building blocks for mod-
ules such as multipliers and processors.
In this chapter, we focus on one single incarnation of the inverter gate, being the
static CMOS inverter — or the CMOS inverter, in short. This is certainly the most popular
at present, and therefore deserves our special attention. We analyze the gate with respect
to the different design metrics that were outlined in Chapter 1:
• cost, expressed by the complexity and area
• integrity and robustness, expressed by the static (or steady-state) behavior
• performance, determined by the dynam c (or transient) resp n e
• energy efficiency, set by the energy and power consumption
From this analysis arises a model of the gate that will help us to identify the parame-
ters of the gate and to choose their values so that the resulting design meets desired speci-
fications. While each of these parameters can be easily quantified for a given technology,
we also discuss how they are affected by scaling of the technology. 
While this Chapter focuses uniquely on the CMOS inverter, we will see in the fol-
lowing Chapter that the same methodology also applies to other gate topologies. 
5.2 The Static CMOS Inverter — An Intuitive Perspective
Figure 5.1 shows the circuit diagram of a static CMOS inverter. Its operation is readily
understood with the aid of the simple switch model of the MOS transistor, introduced in
Chapter 3 (Figure 3.25): the transistor is nothing more than a switch with an infinite off-
resistance (for |VGS| < |VT|), and a finite on-resistance (for |VGS| > |VT|). This leads to the
VDD
Vin Vout
CL
Figure 5.1 Static CMOS inverter. VDD stands for the 
supply voltage.
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Figure 2.1: CMOS inverter circuit.
This inverter is powered by voltage VDD with an input signal Vin and output Vout driving
output capacitance CL. The propagation delay (tpd) of this gate defines how quickly it
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responds to a change at its input with a change at its output, the delay experienced by a
signal when passing through the gate. Since the gate may exhibit a diﬀerent response to
rising or falling transitions these are defined separately as tpd,LH for low to high (rising)
and tpd,HL for high to low (falling), where tpd,LH is the time taken for the output to rise
from 10% to 90% of VDD when there is an appropriate change of input, and tpd,HL the
inverse, falling from 90% to 10%. The overall propagation delay is the average of these as
in Equation 2.1.
tpd =
tpd,LH + tpd,HL
2
(2.1)
When considering delay variability, the relative change in propagation delay from a
nominal baseline, due to changes in transistor parameters are of particular interest. It can
be shown that the rising propagation delay is approximately equal to to the parameters in
Equation 2.2 and falling Equation 2.3 [29], where W is the gate width, L the gate length,
µ the charge-carrier eﬀective mobility, Cox the gate oxide capacitance per unit area and
Vth the threshold voltage.
tpd,LH ⇡ CLVDDWpMOS
LpMOS
µpMOSCox(VDD + Vth,pMOS)2
(2.2)
tpd,HL ⇡ CLVDDWnMOS
LnMOS
µnMOSCox(VDD   Vth,nMOS)2
(2.3)
From this he eﬀect of variability on delay can be seen. A increase in L or decrease inW or
Cox results in an increased delay. Increased Vth or µ also contributes to increased delay. µ
typically decreases with increasing temperature (except in cases of temperature-inversion),
again resulting in increased delay and decreasing VDD has the same eﬀect.
In a synchronous system, this increase in delay can result in timing failure. Timing
failure occurs when the delayed data does not arrive at the register suﬃciently before the
clock edge to meet this register’s setup requirement (Equation 2.4) where Tclk is the clock
period, tcq the clock-to-Q delay and tsu the register’s setup requirement. tsk is the clock
skew, between the source and sink register and has various sources including: systematic
(which exists under nominal conditions), random (due to variability in manufacturing
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processes), drift (from slow time dependent environmental changes) and jitter (due to high
frequency environmental variation).
Tclk   tsk   tcq + tpd + tsu (2.4)
If data arrival at the flip-flop meets this setup requirement (tsu), the above inequality is
satisfied and the circuit never experiences timing failure. The setup requirement is related
to the probability of the flip-flop meeting its tcq specification. If the setup requirement is
not met, there is a non-zero probability of timing failure, which increase the more tsu is
violated. This may result in the flip-flip latching either a previous or indeterminate value,
or becomes metastable, requiring an unpredictable amount of time before settling on an
output value. The flip-flip becoming metastable can result in timing failure occurring in
subsequent flip-flops, which can also become metastable, resulting in complete failure of
the circuit.
The diﬀerence between the time that data is required (Tclk   tsk) and the time that it
is provided (tcq + tpd + tsu) is the setup slack, hereon referred to as timing slack ts. A
positive timing slack implies that the combined delay to the register can be increased up
to ts before timing failure occurs. A negative slack implies that the delay is too great for
the chosen clock period, and incorrect values are being latched.
Measuring the combined eﬀect delay, setup time and skew (tcq+tpd+tsu+tsk), henceforth
referred to as eﬀective delay, or timing slack in a newly manufactured integrated circuit
allows us to establish the eﬀect of variability on the timing performance of the circuit.
Monitoring this through the life of the device measures the impact of environmental and
temporal variability. As the combined delay nears the clock period, or the slack tends
towards zero, timing failure becomes imminent. Thus, monitoring of delay or slack in an
integrated circuit is an excellent metric for the “health” of this circuit.
Timing margins are additional slack added to ensure that timing failure does not occur
despite delay variability. Manufacturers use these timing margins to achieve suﬃcient para-
metric yield (the number of circuits that meet their specification). These margins impose
worst-case functionality on devices, even in better-than worst-case conditions, resulting in
increased power consumption and decreased performance.
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2.3 Sources of Variability in Integrated Circuits
The behaviour of integrated circuits is primarily aﬀected by three sources of variability:
physical, environmental and temporal [74]. The eﬀect of these sources of variation is
expected to increase with process scaling [42, 10, 53].
2.3.1 Physical Variability
Process variation is the parametric variation of components in integrated circuits, due
to variability in fabrication. It results in variation in parameters including gate oxide
thickness, dopant concentration and device geometry and can have an eﬀect on threshold
voltage [66]. Process variation can be correlated at the wafer, between dies (inter-die),
within a die (intra-die) or uncorrelated (stochastic). In current process technologies, phys-
ical variability is responsible for as much as a ±15% variation in circuit delay at the time
of manufacturing [11].
2.3.2 Environmental Variability
Environmental variability includes variations in environmental and operational factors,
both within and external to the integrated circuit. External factors include fluctuations
in supply voltage and package temperature. Internal eﬀects are due to coupling within
the circuit and result in delay uncertainty. They are typically high frequency, manifest-
ing as noise, and include: thermal coupling (self-heating [9]), voltage coupling (voltage
droop [47]), clock jitter [28] and inductive/capacitive coupling (crosstalk [43]).
2.3.3 Temporal Variability
Temporal variability refers to degradation, which can occur gradually over time, or sud-
denly, resulting in catastrophic failure. It is manifested as a change in circuit parameters
or functionality and is due to a number of physical eﬀects [54].
Negative Bias Temperature Instability (NBTI) has been shown to be the dominant eﬀect
in current process technologies [51, 14]. It is caused by trapped charges or defects in the
interface region, from negative gate-to-source voltages and as such primarily aﬀects pMOS
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transistors. It results in a gradually increased threshold voltage and reduced channel
mobility. Degradation due to NBTI occurs all the time the transistor is turned on, not
just during switching. Positive Bias Temperature Instability (PBTI) is the equivalent
mechanism in nMOS transistors but currently has negligible eﬀect [35].
Hot Carrier Injection (HCI) is the result of defects being accumulated in the interface
between the channel and gate and causes a gradual increase in threshold voltage and
reduction in mobility. HCI is dependant on the drain current and predominantly occurs
during switching [27].
Time Dependent Dielectric Breakdown (TDDB) results from a breakdown in the gate
oxide [72]. In mild cases this can lead to an increase in leakage current, in more sever
cases failure in the transistors ability to switch. Like NBTI this is TDDB is driven by gate
potential and occurs whenever the transistor is on.
Electromigration is caused by the movement in metal ions in conductors, eventually
leading to the creation of open and short circuits as these ions erode or build up [16].
The same degradation mechanisms are not responsible for both gradual deterioration and
catastrophic failure. Mechanisms that cause variation in threshold voltage (Vth), such as
NBTI, PBTI and HCI, result in a gradual deterioration in switching performance. Catas-
trophic failure is caused by TDDB and electromigration, although the physical mechanisms
by which this occurs diﬀer.
Experimentation has show NBTI to be the primary factor resulting in degradation in
current FPGA technologies [59] and that, while degradation is diﬃcult to model, it is re-
peatable, being highly dependent on data, supply voltage, temperature and circuit struc-
ture [58]. NBTI has been shown to cause shifts in threshold voltage (Vth) of up to 50 mV
over an operating lifespan of 10 years in 65 nm technologies. This translates to more than
20% deterioration in circuit operating speed [65].
2.3.4 Evaluation of Delay Variability
Process scaling results in an increase in all sources of delay variability as transistor pa-
rameters such as channel length and threshold voltage spread. It is becoming a key factor
in the development of mainstream digital circuits. As Dennard’s Constant Field Scaling
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came to an end with 90nm process technologies, the return to Constant Voltage Scaling
has resulted in greater degradation due to increased electric fields. Timing margins must
already accommodate delay variations of up to 30% for physical variability and an ad-
dition 20% for temporal variability. As the timing margins grow further, the benefits of
scaling will no longer be realised; there is thus a requirement for new techniques, from
transistor technology upwards. Delay measurement and monitoring is one area in which
the development of new methods could prove valuable in addressing this.
2.4 Digital Delay Measurement
Measurement of the delay of digital circuits is an active area of research. These mea-
surements are used for a variety of purposes including characterisation of variability and
measurement of circuit performance. The primary methods of measuring delay are dis-
cussed below.
2.4.1 Delay Inference
These dedicated delay measurement circuits are used to characterise an integrated-circuit
die. From these measurements the behaviour of an application circuit on the same die can
be inferred.
Ring Oscillator
The Ring Oscillator remains the industry standard for characterising the eﬀect of intra-die
process variation and chipwide temperature and voltage variation in integrated-circuits [52].
The ring oscillator consists of an odd number of inverters, connected into a ring. The output
of the last inverter is the inverse of the input, and feeding this back to the first inverter
results in the ring oscillating freely at a frequency determined by the delay of the inverter
elements.
The frequency can be generalised as in Equation 2.5 where f is the oscillation frequency,
n the number of inverters and tpd the propagation delay of a single inverter. The frequency
of the output can be measured using a simple counter. Typically a large number of inverters
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are used in order to keep the oscillation frequency well within a measurable range.
f =
1
T
=
1
n(2tpd)
(2.5)
Through carefully controlled experiments ring oscillators are capable of independently
measuring delay, static and dynamic power and temperature [73]. However, the ring os-
cillator is not without significant weakness. The free running nature makes it susceptible
to self-heating due to dynamic power dissipation and it is not possible to distinguish the
diﬀerence in propagation delay between rising and falling transitions, only the average,
which may be significantly faster than the worst-case delay.
Time to Digital Converter
Time to Digital Converters (TDC) provide a method for precisely measuring the delay of
the components they are made up from and providing this in a digital representation. They
can also be used to measure the propagation delay of a signal through a Circuit Under
Test (CUT). They are typically constructed from registers and delay elements (usually
buﬀers) and, like ring oscillators, can be used to measure the eﬀect of intra-die process,
temperature and voltage variation, and degradation when measuring a CUT.
Tapped Delay Lines (TDL) [48] consist of a chain of delay elements, with registers D-
inputs tapped between them. A measurement is started by pulsing the input to the delay
chain high and stopped by pulsing the clock input of the registers high. The stored bit
pattern corresponds to the distance that the start pulse has propagated through the delay
chain when the measurement is stopped. The delay of the buﬀer chain can be measured by
pulsing the start and stop at a known time interval, and the delay of a CUT by generating
a start pulse when the signal enters, and a stop pulse when the signal has propagated
through the CUT.
The resolution of the TDL is dependant on the delay of the individual elements and the
total delay which can be measured, the delay of the combined chain.
A Vernier Delay Line (VDL)[23], as shown in Figure 2.2, is an enhancement of the
TDL which improves measurement resolution. The clock input of the registers taps into
an additional chain of delay elements, which have a diﬀerent delay (t1) to those of the
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D-inputs (t2). Here, the VDL is started by pulsing the clock input chain and stopped by
pulsing the D-input chain. As the start and stop pulses propagate through their respective
chains the time diﬀerence between the pulses is decreased in each Verner stage. This
improves the time resolution to t1   t2 when t1 > t2.DUDEK et al.: A HIGH-RESOLUTION CMOS TDC UTILIZING A VDL 241
Fig. 1. VDL configuration.
II. DESIGN ISSUES
The dynamic range of the VDL, i.e., the maximum time that
can be measured, is limited to where is the
number of delay elements of the delay line. However, the range
of the TDC can be extended by introduction of a simple counter.
If we introduce a clock signal with the period equal to the
value of the dynamic range of the VDL, then the counter, incre-
mented on every clock cycle, will give the coarse timing infor-
mation with the resolution of and the dynamic range lim-
ited only by the depth of the counter. The VDL will give the
fine timing information, resolving the time differences between
clock pulses and STOP signals.
A. DLL
The best way to ensure that is to lock the value of
to the clock period by means of a DLL [10]. This will stabi-
lize the value of against temperature or power supply voltage
changes and will also provide calibration against process varia-
tions. This stabilization is enabled by using voltage-controlled
delay buffers in the VDL. The delay of the buffer in the upper
delay chain depends on the value of a control voltage .
The delay of the buffer in the lower delay chain depends
only on the process and ambient conditions. The control voltage
is adjusted by a feedback loop, which includes the VDL,
an arbiter circuit, a charge pump, and a filter capacitor , as
illustrated in Fig. 2. Two pulses from a reference time base are
applied to the inputs of the VDL. The delay between them is
equal to . These pulses propagate in their respective delay
buffer chains. If a delay line is buffers long, then at the end
of the line, one of them is delayed by and the other by
. The arbiter circuit decides which of the pulses ap-
pears first at the output of the VDL and accordingly forces the
charge pump to add charge to or remove charge from the filter
capacitor, thereby changing the voltage, so that in locked
mode the reference pulses appear virtually at the same time at
the output of the VDL. Hence, we obtain
(2)
and therefore, the TDC resolution is made equal to
(3)
The value of is stabilized against ambient conditions and
is set by a reference clock. Therefore, the fine timing informa-
tion given by the VDL will have a dynamic range equal to the
Fig. 2. DLL stabilizing difference in delays.
reference clock period. The dynamic range of the TDC can now
be extended by using a coarse counter.
B. Read-Out Pipeline
Although the introduction of the coarse counter is very
straightforward in the single delay line system, it is not so
simple in the VDL system. This is because unlike the single
delay line, the resolving time of the VDL (i.e., the time after
which the complete timing information is latched in the delay
line registers) is larger than the dynamic range of the line. The
resolving time is the time of propagation of the START
signal in the delay line and is equal to . Since
the delay of a buffer is greater than a time resolution , we
obtain . This means that the next clock pulse starts
to propagate in the delay line while the previous one is still
propagating. If we also want to enable multiple STOP pulses
propagating at the same time in the delay line, it leads to the
situation, where there is no single moment in time, when the
outputs of all delay line latches could be read. The authors
proposed a solution to this problem in [11], which is briefly
recalled here.
The problem of reading-out the information from the VDL is
solved by an introduction of an asynchronous pipelined read-out
scheme as depicted in Fig. 3. The VDL is divided into sec-
tions. Each section comprises delay stages and works as
an “independent” VDL. It is effectively resolving STOP signals
that come in a certain time-window of a global clock period. At
the output of each section, CLOCK (which works as a START
signal) and STOP pulses are skewed by the time , which
is the width of the time-window.
Because the propagation time through the section is equal
to of the propagation time through the whole VDL, it
can be ensured that all the delay line latches of one section are
latched at some instant. At this instant, the outputs are latched
into pipeline registers. If we use level-sensitive latches, we have
to ensure that the worst-case CLOCK signal delay through the
section is smaller than a half of the clock period (with a suitable
margin for setup of the latches, etc.). Therefore, as a general
guideline, it must be observed that in all conditions
(4)
This can be easily achieved by appropriate dimensioning of
the transistors and by choosing adequate section lengths.
The sections are clocked by delayed clocks, and if (4) is ob-
served, it is also ensured that when the results from one section
are latched, the pipeline registers from the previous section still
contain the timing information from the previous time-window
Figure 2.2: Vernier Delay Line from [23].
Where TDC are used to measure a circuit’s propagation delay they must be calibrated
to remove the eﬀect of variability on the TDC itself. This can be conducted by repeatedly
measuring a known time interval. Alternatively, where possible, a Delay Locked Loop
(DLL) can be used to bias the delay elements in a closed-lo p, actively compensating for
any variation in the delay of the TDC itself.
TDC circuits are able to measure their own delay, or the delay of a CUT, accurately
and with a high resolution. The primary limitation is diﬃculty in the generating the of
the start and stop signals which must have identical skew so as to cancel out.
Tunable Replica Circuit
Tunable replica circuits (TRC) allow for degradation in the application to be inferred by
exploiting its repeatability. Replica circuits are either designed to be particularly suscep-
tible to the diﬀerent sources of degra tion, or replicate the functionality of critical paths
from the applicatio circuit. The replica circuits are excited with either stress data that
is worst-case for degradation, or vectors from the application circuit, and their perfor-
mance monitored with TDC [22] or timing error detection circuits like those described in
Section 2.4.3 [61, 60].
The worst-case data for degradation depends on the dominant source of degradation.
Currently, this is NBTI, w ich aﬀects pMOS transistors subjected to negative gate-to-
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source voltages (Vgs). In the case of a CMOS inverter manufactured in current process
technologies, the worst-case data for degradation would be a zero input.
The measurement methods discussed above (i.e. ring oscillators and TDCs) are unable to
determine degradation as they do not share the structure of the application circuit, or data
driving it. TRCs, combined with a measurement technology, have the capability to infer
degradation, in addition to being able to quantify intra-die process variation and chipwide
temperature and voltage variation with a reasonable cost. The accurate this degradation
inference is uncertain and has not been well explored. Measuring the application circuit
directly, using the methods discussed below, overcomes the requirement for this inference.
2.4.2 Frequency Sweep Based
These techniques share in common the introduction of timing failure in the circuit to
measure delay. As such, they are not suitable for applications where the circuit needs to
continue operating correctly while measurement is conducted.
Signature Analysis
Timing measurement using signature analysis exploits the fact that a functioning circuit,
configured in the same state and receiving the same set of input data, will produce the
same output [32]. The output of the CUT is analysed, either by storing the vectors in
a memory, or generating a signature. A signature generator such as a Multiple-Input
Signature Register [24] can be used, either internal or external to the device. Using a
signature generator simplifies comparison and can improve the time it takes to conduct
a measurement as the finite memory would have to be copied during measurement and
compared for each output value.
The CUT is clocked at a frequency which is known to be safe, and excited with a set of
input test vectors, which can be pre-prepared, or generated procedurally at test time. A
Linear-Feedback Shift-Register (LFSR) [7] is suitable as it is deterministic and will produce
the same input after re-initialising with the same seed. The CUT is run for a fixed number
of clocks cycles, and the output recorded. It is reset, and the clock period decreased.
This process is repeated until such a time as the output diﬀers from that of the previous
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clock period. Timing failure has occurred and thus the overall delay of the circuit is
between the current and previous clock period.
Signature analysis is suitable for measuring the delay of most CUTs. In complex CUTs
care must be taking in selecting the input vectors and measurement duration in order to
provide an assurance that the critical path of the circuit has been measured.
Failure Rate Detection
In failure rate detection (FRD) [67], a CUT is sandwiched between two registers which are
driven by a variable frequency clock generator as shown in Figure 2.3. An input stimlus
generator excites the CUT and the clock frequency is gradually increased, from that at
which the circuit is know to work to an upper bound. Timing failure in the CUT is
detected by comparing to an at-speed reference generator and the number of errors for
each frequency are accumulated by an error counter into an error histogram.
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Figure 2.3: Block diagram showing the details of the FRD measurement circuit from [67].
The frequency at which the circuit fails timing, and therefore the delay of the CUT
can be found from this histogram. Deriving this from a histogram rather than the point
at which the first failure occurs provides greater accuracy and for the measurement and
normalisation of clock jitter.
FRD provides a method for measuring real circuits, producing meaningful and realistic
characterisation. Unlike Signature Analysis it does not require that the input vectors
are identical for each frequency, and the hardware overhead of the reference generator and
comparator circuitry is lower than that of an MISR. When used for process characterisation,
this allows for more CUTs and associated measurement circuitry to be placed on a single
device and finer granularity characterisation to be conducted. However, FRD is limited to
testing only one output register at a time and cannot directly support multipath circuits.
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Transition Probability
Transition probability (TP) [70, 69] is a low overhead means of measuring delay in combi-
natorial circuits. It is based on the observation that a circuit exercised with vectors of a
fixed transition probability will output vectors of a constant transition probability until a
timing error occurs, which will result in a change of output transition probability.
2308 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 12, DECEMBER 2013
Combinatorial
CircuitR R
V z S
T
Clock
At-speed Reference
Generator
Failure Rate
ProfileComparator
Failure Rate Detector (FRD)
freq.
eruliaF
e taR
0
fmax
Error
Counter
(b)(a)
Fig. 1. (a) Typical combinatorial circuit between input and output registers,
followed by (b) a failure rate detector (FRD) circuit.
(RAZOR) proposed by [11], which can be adapted to infer
path delay [12]. The FRD method measures the timing failure
rate of a circuit path while stepping up the system clock
frequency, and infers the path delay from the point at which
timing failures begin to occur. Failure rate is measured by
comparing the registered output of a path under test (PUT)
against a correct reference signal using a hardware comparator
[Fig. 1(b)]. The biggest drawback of FRD is the need of
an at-speed reference generator circuit which must operate
correctly beyond the maximum speed of the PUT, and often
utilizes an extensive amount of hardware resources [13]. We
were able to efficiently generate a reference signal using the
preregistered output of the PUT [8]. However, the technique
is applicable to testing only one isolated combinatorial path
at a time.
Similar to the FRD method, the TP method [9], [10] mea-
sures circuit delay by detecting timing failures. However, the
failures are inferred indirectly from statistical observation of
the CUTs’ outputs instead of using a hardware comparator and
a reference generator. This significantly reduces the hardware
resource usage, and it also enables the method to be used on
multipath multistage pipelines and sequential circuits. In con-
junction with the TP method, we also introduce a high prob-
ability (HP) based method which has similar behavior as TP
but enables cross-comparison and analysis of the TP method.
A. Definitions of TP/HP and Measurement Concepts
Consider a typical synchronous circuit with a combinatorial
stage and output register [Fig. 1(a)]. The output signal from the
register can be seen as a series of discrete time samples S(k) of
the preceding combinatorial output, where k = 1, 2, . . . Since
the output sample rate obeys the clock frequency driving the
register, two types of relative statistical measurement over N
clock cycles can be observed.
1) The HP or H (S), where H (S) = P{S(k) = 1}. It
represents the ratio of the number of samples whose S
is high over N clock cycles. It is a first-order statistical
measurement of S and its value lies within the range 0–1.
2) The TP or D(S), which is the probability that S
changes state between consecutive samples, i.e., the
average number of signal transitions in S per cycle over
N clock cycles. It is given by
D(S) = P{S(k + 1) = S(k)}
= P{S(k) = 0}P{S(k + 1) = 1}
+P{S(k) = 1}P{S(k + 1) = 0}. (1)
D(S) is a second-order statistical measurement of S.
When S contains random binary samples, D(S) obeys the
following quadratic relationship with a maximum of 0.5:
D(S) ≈ 2× H (S)× (1− H (S)). (2)
It was shown in [14] that the probability of an output
of a Boolean function evaluating to 1 is equal to the sum
of the probabilities of each of the disjoint cubes in the
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Fig. 2. Example statistical profiles of (a) an input to a circuit generated from
a stationary process and (b) the output of the circuit that failed after fmax in
the clock frequency domain.
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Fig. 3. Circuit diagram showing the principle of measurement of the TP
and HP.
cover evaluating to 1. If the input vectors of a circuit are
chosen randomly or follow a fixed sequential pattern, i.e., the
vectors form a stationary process, then the probability of its
output(s) evaluating to 1 will be stationary as well. Therefore,
H (S) and D(S) of the output samples will be stationary
(unchanging). Any timing violations in the circuit disrupting
the stationary process would cause the probabilities to change
and hence indicate a timing failure. The idea is illustrated by
the example plots in Fig. 2. Such disruption due to timing
violation can be explained through the following example.
In Fig. 1(a), the output register captures a sample S(k) of the
output z after time T , one clock cycle after applying the input
V (k). If the clock frequency is low enough, then the circuit
operates without faults: S(k) = z(k), and the probabilities
H (S) and D(S) remains stationary. However, if the test
clock frequency is increased step by step, at some point the
clock period will breach the timing constraint imposed by the
propagation delay of z, and the register will begin to sample
the z value from the previous cycle, such that S(k) = z(k−1).
This disrupts the stationary process and causes H (S) and D(S)
(HP and TP) to deviate from their normal stationary values.
The HP or TP value for each frequency step is collected to
plot a profile that shows the failure behavior of the CUT over
a range of test frequencies (Fig. 2), and is used to estimate
the maximum operating frequency ( fmax) or circuit delay.
This test method relies on two features: 1) the ability to
sweep the test clock frequency fclk in fine steps and 2) the
ability to infer circuit delay from TP and/or HP measurements
assuming they reflect timing failures in the circuit as frequency
is swept from low to high. The clock generation and sweeping
process for 1 has been thoroughly implemented in [8], [13],
and [15] using phase-locked loops (PLLs) and/or digital clock
managers (DCMs) [16]. For 2, the idea will be evaluated and
simulated in the following sections to understand how TP and
HP respond to timing failure in real circuits.
B. Measurement Circuit
The top-level implementation of the measurement circuit
is depicted in Fig. 3. The CUT represents combinatorial or
sequential circuits with input V and output y. The launch
register (LR) and the sample register (SR) at the beginning
and end of the CUT are clocked by a test clock generator
(TCG) which steps through a range of test frequencies. The
minimum achievable timing resolution ( t) in terms of the
Figure 2.4: A circuit diagram illustrating the principle of TP measurement from [69].
A schematic of TP is shown in Figure 2.4. A CUT is connected to a test vector generator
and launch register on its input, and a sample register, and measurement circuitry on
its output. This measurement circuitry consists primarily of a transition counter and
accumulator.
As in the other frequency sweep measurement methods, the circuit is stimulated with
input vectors and the clock frequency gradually stepped up. The output transition proba-
bility for each frequency is recorded in the accumulator from which the delay of the circuit
can be established, which is aided by the presence of clock jitter and an asymmetry between
rising and falling delays. Tuning the transition probability of the input vectors improve
the accuracy of measurement and can be conducted automatically [68].
Transition probability oﬀers high accuracy characterisation of real circuits, which can be
treated as a black-box. It has a lower overhead than the other frequency sweep methods
and does not require that the circuit is exercised with a fixed set of input vectors, just that
these vectors have the same transition probability.
2.4.3 Shadow Regi ters
The techniques described in this section use additional registers, which “shadow” chosen
registers in the application circuit. These shadow registers share some of their inputs with
the main register that they are shadowing and, depending on the relationship of these
inputs, can inform of impending timing failure or the occurrence of timing errors. While
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not strictly timing measurement, they provide information relating to timing failure of the
circuits which they are monitoring.
Failure Prediction
Failure Prediction [2], provides a warning when a specified guardband has been violated,
indicating impending timing failure. Also known as “canary circuits” [34], named after
the Miner’s Canary which would be taken into a coal mine as an early warning of the
presence of toxic gasses, these shadow registers are configured to be more timing critical
than the register they shadow, so that timing failure occurs sooner when the circuit’s delay
increases.
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Figure 2.2. Stability checking based aging sensor. (a) Block 
diagram. (b) Transistor-level schematic. 
 
Figure 2.3. Pre-sampling based aging sensor design. 
 
2.2 Test Chip Demonstration  
We designed a 90nm test chip using a commercial CMOS 
process to demonstrate the functionality of the circuit failure pre-
diction sensors on silicon. Figure 2.4 shows the layout of the test 
chip. The test chip consists of two main blocks, CFP Block 1 and 
CFP Block 2 (CFP stands for circuit failure prediction), to test Ag-
ing Sensor 1 (Fig. 2.2) and Aging Sensor 2 (Fig. 2.3), respectively. 
 
Figure 2.4. Test chip layout. 
2.2.1 CFP Block 1 – Aging Sensor 1 
 Figure 2.5 shows a partial schematic of CFP Block 1. It con-
sists of two combinational circuit blocks designed to run at the 
frequency range of 50-100 MHz. Each combinational block con-
sists of seven inverter chains of different delays. 
 
Figure 2.5. CFP Block 1 design.  
Aging of combinational logic is primarily emulated using the 
inverter chains in combinational logic blocks. In addition, we pro-
vide experimental results obtained from stress testing. The inverter 
chains are designed to have different delays such that, for a given 
clock frequency, signal transitions at inverter chain outputs occur 
outside the guardband interval for some inverter chains, and inside 
the guardband interval for the others. (Examples of signal transi-
tions inside and outside a guardband interval are shown in Fig. 
2.1b). The precise width of the guardband interval is not important 
from the test chip standpoint (since our main focus is on the func-
tionali y of aging sensors). Hence, we chose the guardband inter-
vals to be around 15-20% of the designed clock frequency of the 
circuit (around 50 MHz for Combinational Block 1 and 100 MHz 
for Combinational Block 2). In addition, we report experimental 
data on the resolution of aging sensors. The different inverter 
chains are selected through a multiplexer. The output of the aging 
sensor reports logic ‘1’ when the output transition of an inverter 
chain occurs inside the guardband interval. The output latch of 
Aging Sensor 1 (Fig. 2.2a) is connected to a flip-flop with output 
‘Out_s.’ 
The input/output (I/O) pins of the testchip were carefully se-
lected to maximize signal observability after fabrication. For each 
CFP block, there are three output signals (Out_del, Out_s and 
Out_f), two input signals (Clk and Din) and five control signals 
(select[2:0], monitor and reset). The ‘monitor’ signal is used to 
activate the operation of aging sensors when desired (Use of such 
‘monitor’ signal to improve aging resistance of aging sensors is 
discussed in [Agarwal 07]). The reset signal is used to initialize all 
flip-flops to logic ‘0’. The different inverter chains are selected 
using the three signals in ‘select[2:0]’. ‘Out_f’ is the output of the 
flip-flop (clocked by the Clk signal) connected to the combinational 
block. The output of the delay element, used for the aging sensor 
(Fig. 2.2, details of the delay element design appear in [Agarwal 
07]), is also strobed by a flip-flop with output ‘Out_del’ (clocked 
by the Clk signal). 
 
2.2.2 CFP Block 2 – Aging Sensor 2 
CFP Block 2 (Fig. 2.6) is similar to CFP Block 1. Aging Sen-
sor 2 (Fig. 2.3) is used instead of Aging Sensor 1. 
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Figure 2.5: A Failure Prediction sensor from [2].
Here, the shadow register shares both the D-input and clock of the main register, but
with additional delay inserted into the path of the D-input (see Figure 2.5). This additional
delay causes the shadow register to be more timing critical than the main, and fail timing
before it.
When there is suﬃcient slack for both to registers operate correctly, they both latch
the same value which is indicated by comparison. When the circuit delay is increased
suﬃciently, the shadow register will latch the previous value and comparison indicates
a guardband violation. The size of the guardband is configured as the amount of delay
inserted to the shadow register’s D-input.
In some circumstances it is not possible to reliably introduce this additional delay. As an
alternative, the clock to the shadow register can be advanced, such that it latches sooner,
achieving the same eﬀect [6, 8]. This may be less susceptible to variation, thus achieving
more accurate detection. Additional registers can be added with gradually increasing
guardbands to provide more timing information [33].
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Care must be taken when placing and connecting the shadow registers, so that they are
near to the main register, or so that additional path to the shadow register is accounted
for.
Failure prediction allows for the monitoring of registers in a circuit at a relatively low
cost. It informs when the delay of this circuit exceeds a configured safe value, violating
a guardband. It monitors the actual paths of interest, not a diﬀerent circuit somewhere
else on the die, and so can detect directly, guardband violations due to process variation,
changes in operating conditions and degradation.
Razor
Razor [25] is a flip-flop capable of detecting and responding to the introduction of timing
errors. It is intended for use in processors and the accompanying circuitry exploits features
commonly available in these.
The Razor flip-flop is shown in Figure 2.6, it consists of a main pipeline register which
is rising edge triggered. This register is augmented with a shadow register which samples
on the clock’s falling edge. This gives the shadow register additional time (corresponding
to half the clock period) to capture the correct state of the data. The Razor flip-flop flags
an error when the two registers latch diﬀerent data, implying that a timing violation has
occurred in the main register.34 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 1, JANUARY 2009
Fig. 2. RazorI flip-flop and conceptual timing diagrams.
tectural features of the RazorII processor and the pipeline replay
mechanism are described in Section IV. We discuss methods for
setting safe operating limits for a Razor processor in Section V
and present our measurement results in Section VI. Finally, we
conclude with remarks on the direction of future research on
Razor in Section VII.
II. RAZORI OVERVIEW
Fig. 2 conceptually describes the architecture of the
delay-error tolerant RazorI flip-flop for error-detection in
critical paths. The key concept in this scheme is to sample the
input data of the flip-flop at two different points in time. The
earlier, speculative sample is stored in a conventional posi-
tive-edge triggered, master-slave flip-flop. This main flip-flop
is augmented with a so-called “shadow latch” which samples
at the negative edge of the clock. Thus, the shadow-latch gets
additional time equal to the high-phase of the clock to capture
the correct state of the data. An error is flagged when data
captured at the main flip-flop differs from the shadow-latch
data. As the setup and hold constraints for the main flip-flop
are allowed to be violated, an additional detector is required
to flag the occurrences of metastability at the output of the
main flip-flop. The error-pins of individual RazorI flip-flops
are then “OR”-ed together to generate a pipeline restore signal
which overwrites the correct data in the shadow-latch into the
main flip-flop, at the next positive edge of the clock.1 Since
the shadow latch data is used to overwrite state in the main
flip-flop, it is required to ensure using conventional worst-case
techniques that the data in the shadow latch is always correct.
There are key design issues that complicate the deployment
of RazorI in high-performance, aggressively-clocked micropro-
cessors. The primary difficulty is the generation and propagation
of the pipeline restore signal. The restore signal is evaluated at
1For simplicity, the conceptual diagram in Fig. 2, uses a mux at the data input
for this purpose, however a more efficient implementation is given in [5].
the output of a high fan-in OR-tree and is suitably buffered and
routed to every flip-flop in the pipeline stage before the next
rising edge of the clock. This imposes significant timing con-
straints on the restore signal and the error recovery path can
itself become critical when the supply voltage is scaled. This
limits the voltage headroom available for Razor, especially in
aggressively clocked designs. The design of the metastability
detector is also difficult under rising process variations as it is
required to respond to metastable flip-flop outputs across all
process, voltage and temperature corners. Consequently, it re-
quires the use of larger devices which adversely impacts the area
and power overhead of the RazorI flip-flop. There is the addi-
tional risk of metastability at the restore signal which can prop-
agate to the pipeline control logic, potentially leading to system
failure.
III. KEY CONCEPTS OF RAZORII
In order to effectively address the design and timing issues
in RazorI, we propose an improved alternative, called RazorII,
which moves the responsibility of recovery entirely to the
micro-architectural domain. The RazorII approach introduces
two novel components which are as follows:
1) Instead of performing both error detection and correction
in the flip-flop, RazorII performs only detection in the flip-
flop, while correction is performed through architectural
replay. This allows significant reduction in the complexity
and size of the Razor flip-flop, although at the cost of in-
creased IPC penalty during recovery. Architectural replay
is a conventional technique which often already exists in
high-performance microprocessors to support speculative
operation such as out-of-order execution and branch pre-
diction. Hence, it is possible to overload the existing frame-
work to support replay in the event of timing errors. In ad-
dition, this technique precludes the need for a pipeline re-
store signal, thereby significantly relaxing the timing con-
straints on the error-recovery path. This feature makes Ra-
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Figure 2.6: A pipeline stage augmented with Razor from [25].
The incorrect value in the main register must now be corrected before it propagates to
the next pipeline stage. The error signal is ORed with the signals from all other Razor
flip-flops and used to stall, or insert a bubble into the pipeline. The correct value must
now be reinserted into the main register from the shadow in the same clock cycle.
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Since timing errors may occur in the main register, there is a possibility of this becoming
metastable. This makes it impossible to determine by comparison if the latched value
is correct. In an attempt to mitigate this risk, a metastability detector is used in the
comparator circuit, detecting and triggering correction.
There is a risk that the shadow register, driven by a delayed clock, may latch a value
from a short path of the subsequent clock cycle, which would present as a timing failure
in the current clock cycle, resulting in a false-positive measurement. This is overcome
by applying minimum path length (hold) constraint to the circuit which results in the
introduction of buﬀers to short paths.
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Fig. 3. RazorII flip-flop and conceptual timing diagrams.
zorII highly amenable to deployment in high-performance
processors.
2) The design of the RazorII flip-flop uses a positive level-sen-
sitive latch instead of a master-slave flip-flop. The flip-flop
operation is enforced by flagging any transition on the
input data in the positive clock-phase as a timing error.
Elimination of the master latch significantly reduces the
clock-pin capacitance of the flip-flop bringing down its
power and area overhead. In addition, it also allows the
RazorII flip-flop to naturally detect Single Event Upsets
(SEU) in the logic and registers without additional over-
head. In the following sub-sections, we discuss in detail
how timing error detection and SEU tolerance are simulta-
neously achieved using the RazorII flip-flop.
A. Transistor Level Design of the RazorII Flip-Flop
The architecture and the principle of operation of the Ra-
zorII flip-flop are illustrated in Fig. 3. It uses a single positive
level-sensitive latch, augmented with a transition-detector con-
trolled by a detection clock (DC). Timing errors are detected by
monitoring the internal latch node for spurious transitions. A le-
gitimate transition occurs when data is setup to the latch input
before the rising edge of the clock. In this case, the output Q
of the latch transitions at the rising edge after a delay equal to
the clock-to-Q (CLK-Q) delay of the latch, to reflect the state
of data being captured. In order to prevent legitimate transi-
tions being flagged as timing errors, a short negative pulse on
the detection clock is used to disable the transition detector for
at least the duration of the CLK-Q delay after the rising edge,
as shown in the figure. However, if the input data transitions
after the rising clock edge, during transparency, the transition
of latch node, N, occurs when the transition detector is enabled
and results in assertion of the error signal. The error signal en-
gages the architectural replay mechanism to restore correct state
within the pipeline.
The circuit schematic of the RazorII flip-flop, the detection
clock generator and the transition-detector are shown in Fig. 4.
The transition-detector (Fig. 4(b)), uses a delay-chain to gen-
erate an“implicit” pulse out of a rising or a falling transition at
the latch node, N. The pulse is then captured by a dynamic OR
gate to generate the error signal. Two pulse-generators are re-
quired to capture transitions in both directions. The AND gates
required for the pulse generation are built as a part of the eval-
uation tree of the OR-gate and have as inputs, the monitored
node and its delayed version. For example, the pulse-generator
for the rising transition at node N, uses the inverter, I3, and
the long-channel transmission gate, TG2, to create the required
delay. The inputs to the corresponding AND gate are the nodes
d1 and the d3, as labeled in the figure. Similarly, the pulse-gen-
erator for the falling transition uses gates I2 and TG1 and the
corresponding inputs to the AND gate are d0 and d2. For silicon
test-and-debug purposes, the delay-chain for each pulse-gener-
ator can be controlled by tuning the gate voltage of long-channel
transmission gates (TG1 and TG2) in the delay-chains through
the TD-TG Vdd pin. However, it was found that the test chip
was fully functional without the need for tuning.
The error-reset signal pre-charges the dynamic node in
the OR-gate enabling it to capture subsequent transitions on
the latch node. Error-reset is generated during architectural
recovery in the event of a timing error. Using the error-reset
signal instead of the clock for precharge, reduces the total
clock-pin capacitance. Thus, the dynamic node is conditionally
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Figure 2.7: The RazorII timing error detecting flip-flop from [18].
Diﬃculties in the implementation of the metastability detection and restore circuitry
(which is liable to becoming timing critical) led to the development of the RazorII flip-
flop as shown in Figure 2.7. This performs only error detection, passing responsibility
for correction onto the processor architecture. The RazorII flip-flop uses a level sensitive
transparent latch instead of main flip-flop. The latch becomes opaque when the clock
is low, so never closes when data edges can occur, mitigating the risk of metastability.
Timing faults are flagged by a late transition detection triggered by the rising clock edge.
The extent of the transition detection wind w is dictated by the clock duty cycle and
hold constraints must still be applied to the circuit in order to avoid false positive error
detection due to short paths.
The ability to detect timing failure provided by Razor is the pinnacle of timing measure-
ment technology. Timing faults introduced by all forms of delay variability, including single
cycle nose eﬀects can be detected. Combining Razor with closed-loop dynamic voltage and
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frequency scaling gives almost all of the benefit of asynchronous techniques, without the
prohibitive changes in design methodology. It is a highly appealing concept, but does come
with some implementation issues related to design requirements and the need to correct
timing errors that have been detected:
• The application of hold constraints will increase the area and power consumption of
the design.
• Error recovery is either diﬃcult to design or takes many clock cycles.
• Issues with metastability in the main paths of the circuit, or in the case of RazorII,
complicated clocking.
• Requires modification to manufacturers highly optimised processor pipeline struc-
tures.
Razor has yet to be demonstrated on arbitrary (non-processor) circuits. It is expected
that the overhead of implementing timing error recovery in circuits without existing re-
play/recovery would be prohibitive. The introduction and detection of timing errors makes
Razor non-deterministic and unsuitable for tightly coupled systems and those with hard
real-time constraints.
2.4.4 Evaluation of Measurement Methods
The advantages and disadvantages of the aforementioned measurement methods may be
compared in the context of the following applications:
Process Technology Evaluation The evaluation of the delay variability characteristics
of new process technologies requires simple circuit which are manufactured on test
chips. This is historically the mainstay of ring oscillators but their weaknesses (self-
heating and averaged rise/fall time) make TDCs an appealing alternative. While
slightly more complex, TDCs such as Tapped Delay Lines used to measure the prop-
agation delay of a reference pulse are not thwarted by these weaknesses.
Circuit Timing Measurement It is often desirable to establish the timing performance
of a manufactured circuit under various operating conditions (e.g. in order to measure
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timing at the design corners). Doing so requires a non-invasive method, which does
not require altering of the circuit and can be used with black-box. Both Signature
Analysis and TP can be used although the latter achieves this with a lower overhead
and reduced measurement time as the circuit does not need to be exercised with a
fixed set of input vectors.
Circuit timing measurement may also be useful in other applications, where it can
be used to provide highly accurate calibration measurements. Here all techniques are
applicable as smaller elements of a large circuit are being measured, with FRD having
the lowest overhead, particularly where the at-speed reference generator circuitry is
already implemented.
“Health” Monitoring This is becoming increasingly important as the magnitude of tem-
poral variation increases. It is used to provide an indication of imminent timing fail-
ure as setup slack is consumed. In principle, any of the online measurement methods
which can establish the eﬀect of degradation can be used, however it is diﬃcult to ac-
count for mismatches between the intra-die, temperature and voltage variability and
degradation between the TRC and application circuit. As such direct measurement
is preferable, leaving failure prediction as the desirable option.
Failure prediction only provides a pass/fail indication of circuit health. A technique
that is able to perform similar direct, online measurements, but continuous with high
accuracy would be of benefit.
Dynamic Voltage and Frequency Scaling This is an adaptive technique whereby the
operating parameters of the circuit and controlled in a closed-loop using circuit per-
formance measurements. Any of the online measurement methods described previ-
ously can be used for DVFS, however the more sources of delay variability that can be
captured by the measurement, the greater the timing margin that can be recovered.
Razor is at the pinnacle, by detecting timing errors that have occurred it is able to
remove all timing margins. The circuit is tuned so that it functions “on the razor’s
edge", with variations such as noise or excitation of a rarely triggered critical path
suﬃcient to cause a timing error. In some applications (e.g. computer vision) this
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error need not be corrected and is simply fed back for control, however, in most
cases the application is intolerant to error and it must be corrected. The controller
balances overhead of correcting the error to achieve optimum throughput.
The cost of implementing Razor, in terms of area, performance and design eﬀort
is substantial, particularly in arbitrary circuits. Taking this into account, similar
improvements could be achieved using a direct, online timing measurement method
with a lower overhead.
Further discussion of DVFS can be found in Section 5.2.
Table 2.1: A comparison of the ability of the measurement methods to quantify sources of
delay variation.
Intra-Die Inter-Die Stochastic Degradation Temperature Voltage NoiseVariation Variation Variation
Ring Oscillator 3 3 3
TDC 3 3 3
TRC 3 3 3 3
Signature Analysis 3 3 3 3 3 3
FRD 3 3 3 3 3 3
TP 3 3 3 3 3 3
Failure Prediction 3 3 3 3 3 3
Razor 3 3 3 3 3 3 3
Table 2.2: A comparison of the attributes of the measurement methods.
Accuracy Resolution Area Performance Arbitrary Direct OnlineOverhead Overhead Circuits
Ring Oscillator Low Medium Low Low - 7 3
TDC Medium Medium Low Low - 7 3
TRC - - Medium Low - 7 3
Signature Analysis High High Low Low 3 3 7
FRD High High Medium Medium 3 3 7
TP High High Low Low 3 3 7
Failure Prediction High Pass/Fail Medium Medium 3 3 3
Razor High Pass/Fail High High 7 3 3
Table 2.1 gives the diﬀerent sources of delay variability that can be quantified by the
various measurement methods discussed. Table 2.2 provides a comparison of the attributes
of the measurement methods. For a particular application, the optimum measurement
method may be ascertained from these tables, considering the specific requirements.
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2.5 Conclusion
This chapter has explored the wealth of research relating to variability, its resultant impact
on circuit delay, and the means by which this delay can be quantified.
While historically there has been much focus on faults which result in non-functional
circuits, in current process technologies concern is directed at variability’s impact on timing
performance, particularly the deterioration of this during the course of an integrated cir-
cuits lifetime due to degradation. This will typically lead to an abrupt catastrophic failure
as critical paths in the circuit are no longer able to meet timing. Ongoing measurement of
delay or slack, monitoring the “health” of the circuit, can be used to avoid this occurrence,
instigating device replacement or degradation mitigation techniques.
This points to a need for a methods which can directly measure the eﬀect of delay
variation on an application circuit itself, accounting for the eﬀects of process, environmental
and temporal variation, without the need to infer how the behaviour of a circuit somewhere
else on the die relates to the application circuit. It must do this without aﬀecting the
normal operation of the circuit and be able to track gradual changes in the delay of the
circuit, not just provide an indication of timing failure that has occurred, or is impending.
It should be general purpose, applicable to arbitrary circuits, not just processors. This
can be achieved by combining the strengths of frequency sweep and shadow register based
timing measurement to measure the delay of an arbitrary circuit, accurately and with high
resolution, while it is operating online.
A technique capable of performing this measurement would be a valuable contribution
to research, both as a method in its own right and as a facilitator to other technologies
and is the primary objective of this thesis.
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3 Online Slack Measurement
3.1 Introduction
Timing slack is an excellent measure for the health of a circuit. A large amount of slack
indicates that the circuit is “healthy”, that it would take a significant deterioration to result
in timing errors. A small or negative quantity of slack is a concern, indicating the circuit
is close to, or beyond the point of failure. The ability to measure timing slack in a circuit
while it is operating opens many possibilities. Potential applications include on-silicon
timing debug, timing degradation monitoring and dynamic voltage or frequency scaling.
In this chapter, a new method to precisely measure timing slack at selected registers,
while the circuit operates normally, is presented. It allows a circuit to be continually
monitored for timing performance variation over time; reductions in the amount of slack
indicate that the circuit is degrading and changes due to temperature, voltage and other
fluctuations can be tracked. The measurement method is enhanced with: 1) a calibration
technique to improve absolute accuracy, 2) a dithering method to increase measurement
resolution and, 3) a method of selecting registers from the circuit to monitor. The mea-
surement technique is demonstrated on two simple benchmark circuits under a range of
operating conditions.
3.2 Principle of Operation
Figure 3.1 illustrates a typical synchronous sequential circuit, which could be the complete
circuit or an element of a larger circuit. A set of source registers (Regs 1) feed a block
of combinatorial logic, the output of which is captured in sink registers (Regs 2). It is
this type of circuit that the Online Slack Measurement (OSM) technique developed here
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is applicable.
Reg 1
Reg 1
Reg 1 LogicInput Output
Clock
Reg 1
Reg 1
Reg 1
Regs 1
Regs 2
Figure 3.1: A typical synchronous circuit consisting of a block of combinatorial logic sur-
rounded by registers. Bold lines indicate buses.
Circuits are instrumented for OSM through the addition of a sensor to a specific sink
register which is known as a Register Under Monitoring (RUM). The sensor is connected
to both the D-input and Q-output of the RUM as in Figure 3.2 but uses a diﬀerent clock
signal.
Logic
Reg 1
RUMInput Output
Clock
Sensor Discrep.Sensor Clocks
Reg 1
Reg 1
Reg 1
Regs 1
Figure 3.2: Instrumenting a synchronous circuit with the addition of an OSM sensor.
The OSM sensor circuit is shown in Figure 3.3 and consists of two additional registers and
an XOR gate. The first register (Reg S) shadows the RUM, sharing its input. This shadow
register is driven by a shadow clock with the same frequency as the main circuit’s clock,
but crucially, a programmable phase lead t . It is this shadow register and its associated
clock that the basis for the OSM method. The XOR gate is used to compare the outputs
of the RUM and shadow register producing a discrepancy signal that is latched by the
discrepancy register (Reg D). The shadow register (Reg S) and associated circuitry should
be added in such a way as to minimise their eﬀect on the performance of the application
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circuit as a whole.
RUM Output
Clock
Shadow Clock
Reg S
Reg D Discrep.
Discrep. Clock
Logic Output
Figure 3.3: Details of the shadow register and associated circuitry for online timing slack
measurement. The source register and logic has been removed for clarity.
During a measurement, the main and shadow clocks begin in phase (t 0 = 0). The
shadow clock phase lead, t , is gradually increased in small steps such that the shadow
clock leads the main clock signal. The shadow register is triggered earlier, gradually eroding
slack. At the point at which all slack at the shadow register is eroded, the setup time for
this register is violated, an incorrect value is stored. Comparing the values stored in
the shadow register and RUM indicates a discrepancy. The exact amount of slack lies
somewhere between the last step at which there are no discrepancies, and the next step
with one or more discrepancies, thus the t  step at which this discrepancy occurs forms
the upper bound of the slack at the shadow register, the lower bound is the step before the
discrepancy. The exact slack lies between these two bounds with a uniform probability.
For the purposes of general-purpose measurement the measured slack is assumed to be the
midpoint of the bounds.
The measurement can be conducted online since timing failure is only induced in the
shadow register. The RUM, its clock and the circuitry which it drives remain unaﬀected.
This diﬀers from other methods, such as Razor, whereby timing failure is introduced at
the RUM, resulting in the incorrect value being stored and propagated throughout the rest
of the circuit, requiring them to be conducted oﬄine or use some method of timing fault
recovery.
Figure 3.4 is a timing diagram showing the two cases: where a discrepancy does and
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Figure 3.4: Timing diagrams where shadow clock lead (t ) does and does not result in a
discrepancy.
does not occur. In the first case the shadow clock leads the main clock slightly, such that
its rising edge occurs just before that of the main clock. There is still suﬃcient slack in
the path to the shadow register such that the setup time for it is met. A glitch is visible
at the XOR output since the two registers latch at diﬀerent times and so briefly contain
diﬀering values, but this is not sampled by the discrepancy register. In the second case,
t  leads further, such that the setup requirement for the shadow register is not met, and
timing failure occurs. The discrepancy between the two registers is found by comparison
and latched by the discrepancy register.
Accumulating the number of discrepancies during each phase step, over a 1/f sweep of
t , yields measurements as shown in Figure 3.6. These discrepancy profiles are cumulative
histograms of data delay to the shadow register, where the discrepancy count for each step
of phase lead corresponds to the number of times that data violated the setup time of the
shadow register for that phase lead, or the number paths with a slack less than or equal
to the phase lead. For this example the circuit being monitored is a chain of 32 buﬀers
(buffer), exercised at its input with a toggle register. The output register is instrumented
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Figure 3.5: OSM instrumented buﬀer chain circuit.
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Figure 3.6: An example discrepancy profile for buffer running at fsta (128.52 MHz),
with regional annotations. The blue line indicates the measured slack, midway
between the last zero and first non-zero discrepancy count (d(t )).
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with OSM as in Figure 3.5 and the circuit is driven by a 128.73 MHz clock. The diﬀerent
regions of the measurement are demarcated.
In region one of Figure 3.6 the shadow clock is in phase, or slightly leading the main
clock. The RUM and shadow register contain the same value so no discrepancy is produced.
As t  is increased further, region two is entered. This region is bounded by the phase lead
achieving the last zero discrepancy count, and the first non-zero count. As described
previously, the slack at the shadow register corresponds to a phase lead within this region,
which for general purpose measurement is taken as the halfway point between the two
steps, as shown by the blue line. From here onwards, the setup requirement is not met for
the shadow register so it will sometimes latch a diﬀerent value to the RUM. The size and
form of region three is determined by clock jitter and circuit complexity, in this case the
step half way through the region being due to the diﬀering rising and falling delays of the
circuit. Increasing t  further still leads to the fourth region, where the RUM and shadow
register are consistently sampling data from diﬀerent clock cycles. Here, a discrepancy will
be recorded whenever the input to the RUM and shadow register changes.
Measuring circuit timing by slack erosion (with frequency or period sweep techniques)
allows us to establish the combined eﬀect of the source register’s clock-to-Q delay, the
circuit’s propagation delay, the sink register’s setup time and any clock skew between the
source and sink registers, which is called the eﬀective delay. This can be computed as in
Equation 3.1, where tdR,i is the eﬀective delay at register i, 1/fclk the clock period and
tsR,i the slack at register i. In this example, slack is measured to be 1.38 ns and since the
clock period is 7.77 ns, the eﬀective delay is (7.77 ns - 1.38 ns =) 6.39 ns.
tdR,i = 1/fclk   tsR,i (3.1)
3.2.1 Blind Spot
It is not possible to measure over the entire range of the phase sweep, there is a small blind
spot that can obscure measurements at a particular phase lead. This blind spot is due to
timing failure in the path between the shadow and discrepancy registers and represents
the point at which the advancement of t  causes the shadow clock to wrap around and lag
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the main clock. In Figure 3.6 the blind spot is region five.
The location of this blind spot is primarily dependent on the choice of clock driving
the discrepancy register, but is also aﬀected by the delay of the path between it and
the preceding shadow register. Table 3.1 shows the blind spot locations for the diﬀerent
discrepancy register clock options.
Table 3.1: The blind spot locations for diﬀerent discrepancy register clocks.
Discrep. Register Clock Blind Spot Location
main clock Start
shadow clock End
main clock Centre-Right
shadow clock Centre-Left
The location of the blind spot is an important consideration because if region two falls
within it, timing measurement is impossible. Additionally, the blind spot occurring in
region one complicates the interpretation of measurement results — it is diﬃcult to diﬀer-
entiate between a non-zero discrepancy count due to the blind spot or a genuine discrepancy
due to slack being eroded.
Since RUMs typically have near-critical delay, slack is eroded early through a phase
sweep. Generally, main clock is used as the discrepancy clock. This allows t  to exceed
1/2fclk before before reaching the blind spot, with some capacity maintained for calibration,
as discussed in Section 3.2.3, on the right hand side of the phase sweep.
A non-zero discrepancy count with no shadow lead (t  = 0) implies that there is no or
negative slack at the shadow register. Region two will lie on the far side of the blind spot,
and the slack bound is between the occurrence of the last zero discrepancy count and the
subsequent non-zero. Since the phase has wrapped around, here the slack is calculated as
the midpoint between the phase step bounds less the clock period.
3.2.2 Discrepancy Storage
In order to perform measurements, it is necessary to store information on discrepancies for
each of the steps of t . Discrepancy profiles as shown earlier can be produced by connecting
the discrepancy output from the sensor to an asynchronous counter (Figure 3.7). At each
phase step the value of the counter is read, stored and the counter reset. Each shadow
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register in the design can have a dedicated counter or counters can be shared.
RUM Output
Clock
Shadow Clock
Reg S
Reg D
Discrep. Clock
Async.
Counter Discrep. Count
Reset
Logic Output
Figure 3.7: The discrepancy output can be connected to an asynchronous counter to pro-
duce an error profile.
Ultimately, the presence of only a single discrepancy is required in order to determine the
available slack. Rather than using a counter, a discrepancy latch can be used. This latches
high after the occurrence of one discrepancy and is reset for each phase step. Implementing
a discrepancy latch requires feedback and reset logic as detailed in Figure 3.8, a very low
overhead for each OSM sensor.
RUM Output
Clock
Shadow Clock
Reg S
Reg D
Discrep. Clock
Discrep. Latch
Reset
Logic Output
Figure 3.8: Using a discrepancy latch rather than counter, which latches when a single
discrepancy has occurred.
Figure 3.9 shows both discrepancy latch and count measurements of the buffer circuit.
3.2.3 Calibration
The OSM technique described thus far assumes that the eﬀective delay at the RUM (tdR)
is identical to that at shadow register (tdS) and that the two clocks have the same skew.
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(b) Discrepancy latch plot
Figure 3.9: Discrepancy profile and discrepancy latch plot for buffer operating at fsta
(128.52 MHz). Also shown is overall circuit slack measured by Signature Anal-
ysis using an MISR.
In practice this is not the case, measurements are made at the shadow register and from
these the slack at the RUM is inferred. In order to avoid impacting performance of the
application circuit, it is preferable that priority is given to the placement of the RUM during
compilation. Often this necessitates that the shadow register and associated circuitry be
situated away from the RUM, exacerbating the diﬀerence in delay.
If in an application the absolute accuracy of the measurement is not critical, e.g. tracking
degradation, then the relative measurements achieved without calibration may be suﬃcient.
If a worst-case measurement is needed, constraints can be applied to push the shadow
register away from the RUM and the measured slack can be taken as the lower bound of the
range rather than the midpoint, making the online slack measurement conservative. Some
of the delay disparity can be accounted for using Static Timing Analysis (STA) to estimate
the diﬀerence in delay between the RUM and shadow register, but measurements with the
highest accuracy necessitate that the diﬀerence between the eﬀective delay between the
RUM and shadow register be accounted for through a calibration process.
The delay oﬀset between the RUMs and shadow registers can be measured using a
52
one-time oﬄine calibration process as defined in Algorithm 1. The calibration algorithm
determines the shadow path oﬀsets tRS for each RUM i, by comparing timing slack mea-
surement of the shadow path with oﬄine frequency sweep measurements at the RUM. A
timing slack measurement is made at a safe operating frequency fcal, generally the STA
fmax (fsta). This measurement establishes the eﬀective delay at the shadow register tdS.
Algorithm 1 Shadow register delay oﬀset calibration using shadow register-supported
frequency sweep.
for all i 2 {RUMs} do
set PLL frequency fcal
measure tsS,i
tdS,i  1/fcal   tsS,i
measure fmax
f  0.95fmax
done FALSE
repeat
set PLL frequency f
measure di(t ) for 0  t  < 1/f
if 0 2 di(t ) then
tdR,i  1/f   tcal/2
else
done TRUE
end if
f  11/f  tcal
until done
tRS,i  tdR,i   tdS,i
end for
The oﬄine frequency sweep is conducted with shadow-register support and must traverse
the maximum operating frequencies of all of the RUMs in the circuit. It works in reverse to
normal OSM, with timing failure being caused in the RUM and detected by comparison to
the shadow register. The frequency is stepped up from fcal in increments corresponding to a
period step of  tcal and shadow register discrepancy counts recorded for each frequency at
all phase leads (t ) between 0 and f1/fclk. Any frequency at which the RUM is operating
correctly will produce a di(t ) = 0 for one or more steps of t . The eﬀective delay at the
RUM tdR is set to the reciprocal of the midpoint between the frequency at which di(t ) > 0
for all t  and the preceding frequency step.
This oﬄine shadow register-supported frequency sweep is similar to the error detection
technique of Razor [25] and [67], except that t  is swept, instead of being static phase oﬀset.
This simplifies the implementation, as t  can scan to any point after all the edges from one
clock cycle have arrived, but before the earliest edges from the next cycle. Without this
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facility, complex timing constraints are needed to ensure that the shadow register samples
clean data. The shadow path calibration oﬀset, tRS, is calculated from the diﬀerence of tdR
and tdS. The slack at the RUM is found by subtracting the shadow register delay oﬀset
from the measured setup slack at the shadow register, tsR = tsS   tRS.
The calibration oﬀset is subject to variation due to factors including self-heating, tem-
perature and degradation. In current process technologies the eﬀects of these are small,
and a one-time calibration conducted at the time of commissioning is suﬃcient for accurate
measurement over the circuit’s lifetime. As the impacts of variability increase, this will no
longer be adequate. Since each shadow register is typically located near its corresponding
RUM and experiences the same data stimuli, it is expected that deviations in the shadow
and RUM delays will be correlated. As such, calibration oﬀset variation is proportional
to the variation in slack measured at the shadow register, so such change can be used to
compensate for the deviation in calibration oﬀset. Alternatively, the circuit can be taken
oﬄine occasionally to re-calibrate.
3.2.4 Measurement Accuracy
The main limit to the accuracy of OSM is dictated by the resolution of the clock phase
steps,  t (f). Other factors that aﬀect it include: the accuracy of phase steps, the amount
of clock jitter and noise. When calibration is used, the combined resolutions of the various
measurements involved must be considered. An analysis of the resolution intervals for
calibration is given in Table 3.2. These resolution intervals are dependent on the resolution
or step size of the slack measurement at calibration frequency, delay measurement for the
RUM and slack measurement during operation.
The step sizes achievable depend on the method by which the main and shadow clocks
are generated. If the phase step size is a function of clock frequency, overall resolution can
be improved by measuring the setup slack at the shadow register (tsS) for calibration at a
frequency that provides maximum phase resolution and correct circuit operation.
It should be noted that OSM can overestimate the amount of slack available by up to
half a phase step. Using calibration can exacerbate this, potentially overestimating slack
by up to half of one calibration frequency step, calibration phase step and measurement
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Table 3.2: Resolution intervals for slack measurement quantities
Qty. Derivation Interval
Calibration
tsS,i Inferred from di(t ) [  t (fcal)/2,+ t (fcal)/2]
tdS,i 1/fcal   tsS,i [  t (fcal)/2,+ t (fcal)/2]
tdR,i Calibration fre-
quency sweep
[  tcal/2,+ tcal/2]
tRS,i tdR,i   tdS,i [ ( tcal + t (fcal))/2,+( tcal + t (fcal))/2]
Measurement
tsS,i Inferred from di(t ) [  t (fclk)/2,+ t (fclk)/2]
tsR,i tsS,i   tRS,i [ ( t (fcal) + t (fclk) + tcal)/2,+( t (fcal) + t (fclk) + tcal)/2]
phase step (( t (fcal) +  t (fclk) +  tcal)/2). This is not a necessarily problem if the
technique is only used for measuring slack to monitor the health of a circuit, however,
if the slack measurement is to control the voltage and/or frequency of the circuit, such
overestimation could cause timing failure. See Section 5.3.1 for strategies used to avoid
this underestimation.
3.2.5 Dithering
The resolution achievable by OSM is dependent on the size of phase steps  t (f) and in
turn the shadow clock generator. Typically these steps are coarse when compared to the
frequency steps used for oﬄine measurement. One strategy for improving measurement
resolution is to use a clock delay circuit to oﬀset the shadow clock phase by half a phase
step (t /2). Multiplexing in this clock delay circuit allows discrepancies to be sampled at
phases half way between the normal measurements, eﬀectively doubling the measurement
resolution. Alternatively, a buﬀer can be multiplexed into the shadow path, increasing the
delay and achieving the same result. In both cases, the multiplexing can be substituted
for additional shadow registers with extra data or clock delay, simplifying implementation.
Where the above enhancements are not possible, frequency dithering allows the reso-
lution of OSM to be improved by altering the clock frequency of the circuit by a small
amount during operation. The increase in resolution that can be achieved using frequency
dithering is limited to the granularity with which frequency can be varied and comes at
the expense of a longer measurement time, but does not require any additional registers,
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or data/clock delay to be added within the circuit.
Assuming that  t  is constant over all frequencies, the measurement resolution can be
doubled by measuring the circuit at two frequencies. OSM is conducted at the operating
frequency and upon completion, the frequency of the main and shadow clock is altered by
an amount corresponding t (f)/2 in period. This oﬀsets the OSM phase steps, measuring
between each of the existing measurements.
Frequency dithering can be used for slack measurements of the shadow register both
for calibration and for online measurement. A frequency sweep is required for calibration,
which yields discrepancy counts at a range of frequencies. Dithering the frequency of the
corresponding slack measurement at the shadow register drastically increases the accuracy
of the calibration oﬀset. When used for online measurement, dithering is only applicable
to circuits which can tolerate small changes in operating frequency. The changes required
can be less than 1% and may be within specification for the circuit or interface. Systems
particularly suited to frequency dithering are loosely coupled, providing more freedom in
varying the clock frequency.
Since the slack measurements during dithering are for diﬀerent frequencies, the slack
measurement bounds are aggregated as inferred delays, tdS calculated as 1/fclk   tsS. The
true slack lies between the inner bounds of this set and, for general-purpose usage, the
midpoint between the upper and lower inner bound is used.
Depending on the clock generation mechanism, the phase step size,  t (f), may diﬀer for
each frequency, meaning that the additional measurements may not lie exactly in between
samples at the nominal frequency. In this instance, the resolution achieved by dithering is
non-constant and the selection of suitable frequencies to dither becomes complicated. The
selection of optimal frequencies and clock generator parameters for frequency dithering is
a topic for future work.
Figure 3.10 shows normal and dithered measurements for the buffer circuit. The
discrepancy counts sampled for each phase lead are labelled with a cross marker; the
increase in resolution provided by dithering is clearly visible.
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Figure 3.10: Normal and dithered uncalibrated discrepancy profile for buffer clocked at
fsta of 128.52 MHz.
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3.2.6 RUM Selection
Registers with the least slack (or greatest eﬀective delay) should be instrumented, as small
changes in the delay of paths preceding these critical and near-critical registers will have
the most detrimental impact on the functionality of the circuit as a whole. The registers
can be identified from static timing analysis (STA) of the circuit.
A metric known as Critical Delay Margin (CDM) is used to choose these registers using
information from STA. They are selected if they fulfil the condition in Equation 3.2, where
tdR,i,STA is the eﬀective delay at the candidate sink register, i, computed from the timing
model, taC,STA the maximum eﬀective delay in the circuit (the critical path) and CDM
the Critical Delay Margin from 0% to 100%. An example of RUM selection is given in
Section 3.3.5.
tdR,i,STA   (1  CDM)taC,STA (3.2)
The degree of coverage required is a parameter to be chosen by the circuit designer;
the decision is dependent on the variation in delay between the timing model and the
circuit, both at commissioning and during the lifetime of the device. At commissioning
the circuit is aﬀected by process variation. The impact of inter-die variation is negligible,
since all of the device is aﬀected the relative ordering of critical paths identified from STA
remains the same. Intra-die process variation results in diﬀerent parts of the device having
diﬀerent performance, altering which registers is critical and near-critical and introducing
inaccuracy between real and STA orderings.
The eﬀect of degradation is more complex, if it is assumed that all paths experience the
same relative changes in delay then only the slowest path at commissioning would need
be instrumented, since it would always remain the critical register. Given the variation
observed in degradation rates [59] this approach would not be valid. Making the assumption
that the worst-case relative change in delay can aﬀect any path independently, a coverage
can be chosen to ensure that any path which could become critical when subjected to this
delay increase is monitored. This is pessimistic since it makes the assumption that when
subjected to degradation the fastest path monitored could slow down to become critical,
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while all the slower paths monitored remain sub-critical.
A knowledge of the range of relative intra-die variability for a given device can provide
insight into a suitable CDM. The relative intra-die variability dictates how the ordering
of critical registers will change between timing analysis, commissioning and the circuit’s
lifetime. Knowing that intra-die variability can result in a given path being 2.5% faster, or
7.5% slower than STA estimates, and that the critical path has an eﬀective delay of 10 ns
allows us to compute its minimum eﬀective delay under variation, (10ns ⇤ (1   0.025) =)
9.75 ns. All registers in the circuit with an eﬀective delay meeting or exceeding this when
subjected to variation must be instrumented. These registers have a STA estimated delay
greater than or equal to (9.75ns/(1 + 0.075) =) 9.07 ns. This is achieved by a CDM of
(1   (9.07ns/10ns) =) 9.3%. This is generalised in Equation 3.3, where  tdR,fast is the
percentage intra-die variability at the fast corner, and  tdR,slow the slow corner.
CDM = 1  1  tdR,fast
1 + tdR,slow
(3.3)
Currently STA does not expose the diﬀerent granularities of variability. Using the slow
and fast timing information generally provided by STA does allow for the computation
of a CDM, but as this includes inter-die variability the coverage is excessive, typically
approximately 50%.
3.3 Measurement Experiment
In order to establish the eﬀectiveness of the OSM method, measurement experiments were
conducted on a Field-Programmable Gate Array (FPGA). Using an FPGA allows for
experiments to be performed on real hardware, without the time and expense of producing
test chips.
The experiments are conducted on a thermally-controlled FPGA with an adjustable core
voltage and power measurement. The FPGA used is an Altera Cyclone IV EP4CE22F17C6
with 22,000 Logic Elements (LEs), a 65 nm device produced on a low-power process. This
FPGA is mounted on a DE0-nano development board manufactured by Terasic.
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3.3.1 Temperature Control
In order to perform controlled experiments, the temperature of the FPGA must be regu-
lated. A system has been developed that allows the temperature of the FPGA package to
be controlled with an accuracy of <0.1  C and a high slew rate without aﬀecting the tem-
perature of the surrounding components. A thermoelectric heat pump is mounted against
the top of the FPGA package. The package of the Cyclone IV EP4CE22F17C6 is smaller
than the thermoelectric device, so a stepped copper heat-spreader block is placed between
them, this avoids some tall components surrounding the FPGA. The temperature sensor,
a PT100 resistance thermometer, is clamped in a recess in the heat-spreader and is used
to measure the FPGA’s temperature. The heat dissipated by the thermoelectric device is
removed using a water cooling system. A water-block is situated on the opposite side of
the Peltier to the FPGA and coolant is pumped to a radiator where heat dissipated into
the environment. The entire assembly is clamped onto the FPGA using a laser-cut acrylic
plate, machined to index with the complex upper face of the water-block and fastened to
standoﬀs at the corners of the development board.
The temperature sensor’s resistance is measured using a 22-bit ADC with automatic
internal oﬀset and gain calibration. This interfaces with a Atmel AVR microcontroller, on
an Ardunio development board, over an SPI bus. The heat pump is driven by a H-bridge
with a high frequency PWM signal. A PID controller is used to control the heat pump
to a temperature setpoint. The microcontroller connects to a test computer, using a USB
interface, which can play back pre-defined temperature schedules or maintain the FPGA
at a fixed temperature.
The temperature control system is able to cool the FPGA significantly below the lower
temperature specification (0 C) and above the higher (85 C), allowing for experiments
spanning these corners.
Unlike high-end FPGAs, the Cyclone family lack die temperature sensors and as such
it is not possible to measure the thermal resistance between the FPGA die and heat-
spreader. The resulting lag in temperature is managed in static temperature experiments
by allowing the temperature of the package to equalise before conducting the experiment.
During experiments where temperature is varied, the slew is slow, replicating changes in
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(a) Temperature controlled FPGA assembly. (b) Heat-spreader sandwich.
(c) Entire experiment showing from left: temperature controller PSU; temperature controller
and radiator; FPGA; FPGA core PSU.
Figure 3.11: Temperature and voltage controlled FPGA experimental hardware.
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ambient temperature, and so the eﬀect of this lag is expected to be minimal. Should it
be desirable to conduct high slew experiments, this thermal resistance could be accounted
for using datasheet values, or the FPGA substituted for a family which includes a die
temperature sensor, such as the Stratix family from Altera.
3.3.2 Voltage Control and Power Measurement
Powering the reconfigurable core of the FPGA from an external supply allows the voltage
to be easily varied and power consumption measured. A precision programmable power
supply is used, which is interfaced with the test computer and configured as required during
an experiment. The FPGA development board has been modified to isolate the on-board
core power supply, which is supplied by the programmable power supply instead.
Experimentation has shown that this FPGA will operated down to 0.9 V from the 1.2
V nominal. Below this level failure of the power-on reset, configuration and PLL circuitry
prevents operation.
3.3.3 Clock Generation
The Phase-Locked Loop (PLL) clock generators common to current generation FPGAs is
able to generate the necessary main and variable phase shadow clocks. Both the frequency
and phase relationship of the clocks can be configured during device run-time and only
a single PLL is required as both clocks have the same frequency. The size of the phase
steps,  (t ), is a function of the frequency configuration of the PLL and in the Cyclone
IV, varies between 96 ps and 208 ps. A full discussion on the use of PLLs for OSM is in
Section 4.2.1.
3.3.4 Benchmark Circuits
Two simple benchmark circuits were used for the experiments: the buﬀer chain (as de-
scribed earlier) and a 64-bit unsigned ripple-carry adder (intadd64). The one sink regis-
ter in buffer was instrumented and intadd64 was instrumented to a CDM of 10%, as
described in the following section. Input vectors for intadd64 were generated by a Lin-
ear Feedback Shift Register (LFSR). Each sensor was connected to a discrepancy counter,
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allowing full delay information to be collected.
3.3.5 Benchmark Instrumentation
The benchmark circuit, intadd64, was compiled using an Altera Quartus II without
any monitoring hardware, and static timing analysis conducted in order to determine the
criticality of sink registers. The timing report for the most timing critical 32 sink registers
is shown on the left of Table 3.3. It gives the slack for each of these registers (tsR,i,STA)
as well as source, clock skew and data delay. The right hand side of the table shows
the eﬀective delay (tdR,i,STA) for each of the sink registers, which has been computed as
1/fclk   tsR,i,STA, with fclk of 200 MHz. The critical eﬀective delay (tdC) is therefore
(5.000ns  0.244ns = ) 5.244 ns.
The inclusive CDM for each of these sink registers can now be found. This is the
minimum CDM for which the sink register will be instrumented for OSM. The inclusive
CDM is computed as 1   taC/taR, i, STA for each sink register. In order to instrument
a circuit to a given CDM, sink registers with an inclusive CDM of less than or equal to
this must be instrumented. In this case a CDM of 10% is specified, so all registers from
intadd[63] down to intadd[54] are selected to be instrumented.
The OSM sensors can now be added to the selected sink registers in the circuit netlist
and the circuit recompiled, constraining the placement and routing of the original circuit.
Compiling the circuit incrementally in this manner allows priority to be given to the bench-
mark/application circuit. In the first stage, the compiler eﬀorts are directed to optimising
the circuit, thereafter, sink registers are selected and OSM sensors and associated circuitry
added, minimising the impact on the performance of the application circuit.
Table 3.4 gives STA timing information for the instrumented sink registers (RUMs) and
shadow registers. The first column shows the eﬀective delay estimates for the RUMs before
the addition of OSM. The next two columns give the eﬀective delay for the instrumented
RUMS and shadow registers. Instrumenting the RUMs using the described approach results
in a negligible increase in RUM delay, as shown in the fifth column. The last column shows
the diﬀerence in eﬀective delay between the instrumented RUMs and shadow registers.
Giving priority to the application circuit means that the shadow register eﬀective delay
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Table 3.3: STA timing report for intadd64, with an fclk specification of 200 MHz. The
right hand side shows the computed eﬀective delay and inclusive CDM, the
minimum CDM that the sink register will be instrumented.
Slack Sink Source Clock Data Eﬀ. Inc.
(ns) Reg. Reg. Skew (ns) Delay (ns) Delay (ns) CDM
-0.244 intadd[63] b[0] -0.084 5.155 5.244 0.0%
-0.230 intadd[62] a[1] -0.084 5.141 5.230 0.0%
-0.128 intadd[61] b[0] -0.084 5.039 5.128 2.0%
-0.114 intadd[60] a[1] -0.084 5.025 5.114 2.2%
-0.012 intadd[59] b[0] -0.084 4.923 5.012 4.2%
0.002 intadd[58] a[1] -0.084 4.909 4.998 4.4%
0.104 intadd[57] b[0] -0.084 4.807 4.896 6.4%
0.118 intadd[56] a[1] -0.084 4.793 4.882 6.7%
0.220 intadd[55] b[0] -0.084 4.691 4.780 8.6%
0.234 intadd[54] a[1] -0.084 4.677 4.766 8.9%
0.336 intadd[53] b[0] -0.084 4.575 4.664 10.8%
0.350 intadd[52] a[1] -0.084 4.561 4.650 11.1%
0.452 intadd[51] b[0] -0.084 4.459 4.548 13.0%
0.466 intadd[50] a[1] -0.084 4.445 4.534 13.3%
0.568 intadd[49] b[0] -0.084 4.343 4.432 15.3%
0.582 intadd[48] a[1] -0.084 4.329 4.418 15.5%
0.707 intadd[47] b[0] -0.061 4.227 4.293 17.9%
0.721 intadd[46] a[1] -0.061 4.213 4.279 18.2%
0.823 intadd[45] b[0] -0.061 4.111 4.177 20.1%
0.837 intadd[44] a[1] -0.061 4.097 4.163 20.4%
0.939 intadd[43] b[0] -0.061 3.995 4.061 22.4%
0.953 intadd[42] a[1] -0.061 3.981 4.047 22.6%
1.055 intadd[41] b[0] -0.061 3.879 3.945 24.6%
1.069 intadd[40] a[1] -0.061 3.865 3.931 24.8%
1.171 intadd[39] b[0] -0.061 3.763 3.829 26.8%
1.185 intadd[38] a[1] -0.061 3.749 3.815 27.1%
1.287 intadd[37] b[0] -0.061 3.647 3.713 29.0%
1.301 intadd[36] a[1] -0.061 3.633 3.699 29.3%
1.403 intadd[35] b[0] -0.061 3.531 3.597 31.2%
1.417 intadd[34] a[1] -0.061 3.517 3.583 31.5%
1.519 intadd[33] b[0] -0.061 3.415 3.481 33.4%
1.533 intadd[32] a[1] -0.061 3.401 3.467 33.7%
1.635 intadd[31] b[0] -0.061 3.299 3.365 35.7%
Table 3.4: STA estimates for the RUMs and shadow registers of intadd64 before and
after instrumenting.
RUM
Orig. Instrumented Delay Diﬀ.
RUM Delay RUM Delay Shadow Delay RUM Shadow
(ns) (ns) (ns) (ns) (ns)
intadd[63] 5.244 5.243 5.942 0.001 0.699
intadd[62] 5.230 5.230 6.117 0.000 0.887
intadd[61] 5.128 5.127 6.028 0.001 0.901
intadd[60] 5.114 5.114 6.179 0.000 1.065
intadd[59] 5.012 5.011 5.894 0.001 0.883
intadd[58] 4.998 4.998 5.672 0.000 0.674
intadd[57] 4.896 4.895 5.784 0.001 0.889
intadd[56] 4.882 4.882 5.810 0.000 0.928
intadd[55] 4.780 4.779 5.479 0.001 0.700
intadd[54] 4.766 4.766 5.467 0.000 0.701
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is typically greater than that of the RUM. In circuits larger than the intadd64, larger
shadow delay oﬀsets would be expected as the shadow register would be placed further
from the application circuit due to reduced spare resources.
LFSR Sum [63:0]
Discreps. [9:0]
Ena.
Clock
Regs 1
Sensor
64-bit
Adder
Regs 2
Sensor Clock
Figure 3.12: A 64-bit unsigned adder instrumented with OSM.
The instrumented intadd64 benchmark circuit is shown in Figure 3.12, with the inputs
to the adder driven by a 128-bit LFSR, and the OSM sensors connected to the 10 most
significant output registers.
3.3.6 Oﬄine Measurement
In order to evaluate the accuracy of the OSM method, it must be compared to an existing,
proven technique. Oﬄine frequency sweep based delay measurement is an accurate and
proven method and thus suitable as a golden standard for comparison. The shadow register-
supported measurement method described previously for calibration allows highly accurate
golden measurements of the RUMs to be made without any additional circuitry.
Table 3.5 gives the STA estimates and oﬄine frequency sweep measurements for the
RUMs of intadd64. The STA estimates for delay for the RUMs are always greater than
the measured eﬀective delay because of the pessimism inherent in the timing model, which
must guarantee that the circuit functions in the worst-case corner, despite the circuit being
operated in nominal conditions during the experiment.
Intuitively, the delay of each ripple-carry adder output is expected to increase monoton-
ically with its significance, but this is not the case in these measurements. Three of the
outputs have a measured delay that is less than their preceding bit by between 0.01 ns and
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Table 3.5: STA estimates and oﬄine frequency sweep measurements for RUMs in
intadd64.
RUM
RUM Delay Delay
STA Measured Diﬀ.
(ns) (ns) (ns)
intadd[63] 5.243 4.01 1.23
intadd[62] 5.230 4.04 1.19
intadd[61] 5.127 3.93 1.20
intadd[60] 5.114 3.93 1.18
intadd[59] 5.011 3.83 1.18
intadd[58] 4.998 3.85 1.15
intadd[57] 4.895 3.76 1.14
intadd[56] 4.882 3.77 1.11
intadd[55] 4.779 3.69 1.09
intadd[54] 4.766 3.68 1.09
0.03 ns, or 0.3% to 0.7% relative to the overall delay of the circuit. While the ripple-carry
adder contributes the majority of the delay in intadd64, the source and sink registers
and associated routing can eﬀect changes in delay of this magnitude. The changes in the
ordering of criticality are likely the result of variations of the low-level implementation of
the circuit, or intra-die process variation. Similar variation in ordering would be expected
if the circuit were assigned to diﬀerent regions in the same device, or a diﬀerent FPGA.
3.3.7 Online Slack Measurement
Measurements were conducted with the instrumented benchmark circuits running at fsta
and the FPGA powered at its nominal voltage (Vnom) of 1.2 V. The package was controlled
to an ambient temperature of 27  C.
Plots of the measurements are shown in Figures 3.9 and 3.13 for the buffer and
intadd64 respectively. The discrepancy profile for the adder circuit (Figure 3.13a) shows
considerable complexity as compared to the buﬀer chain (Figure 3.9b). As the significance
of the ripple-carry adder’s output increases, it depends on more signal paths than less sig-
nificant outputs (including the carry output of the previous stage). It would be expected
that more significant outputs would have more complex discrepancy profiles, but this is
not particularly apparent in Figure 3.13a.
Given that the discrepancy profile is a cumulative histogram of data delay, it would
be presumed that the number of discrepancies would rise monotonically with increasing
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shadow clock phase lead (until the blind spot) as in Figure 3.9b. Figure 3.13a does not
exhibit this behaviour. As the shadow clock phase lead is increased, timing failure occurs
with greater frequency. In order for this timing failure to be detected as a discrepancy, the
RUM and shadow registers must latch diﬀerent values, but this does not always occur. The
shadow register may sample a glitch, or experience metastability that resolves to the same
value as in the RUM. These false negatives result in the non-monotonic behaviour observed,
but do not aﬀect measurement, as only one discrepancy is required. Certain shadow clock
phase leads may result in more false negatives due to the number and behaviour of paths
failing timing.
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Figure 3.13: Uncalibrated discrepancy profile and discrepancy latch plot for the OSM in-
strumented intadd64 circuit running at fsta (190.69 MHz), with slack mea-
sured by Signature Analysis.
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Table 3.6 explores the accuracy of the OSM method. Measurements were made at each
shadow register and compared to the high accuracy oﬄine measurements of the RUM as
described in Section 3.3.6. In order to compare slack measurements to the RUM delays,
these are converted to inferred slack at the frequency at which the circuit was clocked during
OSM, fsta, 190.69 MHz. The phase step size ( t (fclk)) at this operating frequency was
109 ps.
There is large diﬀerence evident between the slack inferred at the RUM and measured
using OSM at the shadow register, with a mean error of 0.55 ns. This disparity is due
to the diﬀerence in path length to the two registers, as indicated by the STA estimates
in Table 3.4. The “Crit." (critical) row gives the measurements that are worst-case for
timing, as it is these that are timing critical and limit the overall performance of the
circuit. These online slack measurements may be suﬃcient for tracking changes in delay
(i.e. for degradation monitoring), but lack absolute-accuracy.
Table 3.6: Online slack and shadow register-supported oﬄine frequency sweep measure-
ment for intadd64.
RUM
RUM Inf. OSM
Error (ns) Error (%)Delay Slack Slack
(ns) (ns) (ns)
intadd[63] 4.01 1.23 0.8 0.43 35.0%
intadd[62] 4.04 1.20 0.6 0.60 50.0%
intadd[61] 3.93 1.31 0.7 0.61 46.6%
intadd[60] 3.93 1.31 0.6 0.71 54.2%
intadd[59] 3.83 1.41 0.8 0.61 43.3%
intadd[58] 3.85 1.39 0.9 0.49 35.3%
intadd[57] 3.76 1.48 0.9 0.58 39.2%
intadd[56] 3.77 1.47 0.9 0.57 38.8%
intadd[55] 3.69 1.55 1.1 0.45 29.0%
intadd[54] 3.68 1.56 1.1 0.46 29.5%
Crit. 4.04 1.20 0.6 0.60 50.0%
Mean 0.55 40.1%
Max 0.71 54.2%
Calibration
The measurements were calibrated using the presented technique. An oﬄine shadow
register-supported frequency sweep was used to find the delay to the RUMs and the delay
at the shadow register was inferred by OSM from measurements at 245.56 MHz. This
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frequency is lower than the minimum operating frequency for RUMs, fmax, (so that the
circuit is operating correctly) and provided the lowest phase step size, and thus slack mea-
surement resolution, a  t (fcal) of 102 ps. The frequency sweep was conducted with a
period step ( tcal) of 10 ps, resulting in a combined measurement resolution of ±111 ps.
A discrepancy profile plot for uncalibrated and calibrated measurements of intadd64
is shown in Figure 3.14. When compared to Figure 3.14a, the discrepancy profile of Fig-
ure 3.14b is translated to the right, since the amount of slack available at the RUM is
greater than that at the shadow register and calibration has corrected for the diﬀerence in
path length.
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Figure 3.14: Uncalibrated and calibrated discrepancy profiles for intadd64 operating at
fsta (190.69 MHz), with slack measured by Signature Analysis.
The calibrated slack measurements for the circuit are in Table 3.7. Calibration has
reduced the mean absolute error from 0.55 ns to 0.07 ns. The maximum error when
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comparing calibrated online slack measurement to the high accuracy oﬄine measurements
is 0.13 ns, slightly greater than the measurement resolution, the diﬀerence being the result
of measurement noise or inaccuracy in the oﬄine frequency sweep used for calibration.
Table 3.7: Calibrated online slack and shadow register-supported oﬄine frequency sweep
measurement for intadd64.
RUM
RUM Inf. OSM Cal. Cal.
Error (ns) Error (%)Delay Slack Slack Oﬀset Slack
(ns) (ns) (ns) (ns) (ns)
intadd[63] 4.01 1.23 0.8 -0.5 1.3 0.07 5.7%
intadd[62] 4.04 1.20 0.6 -0.7 1.3 0.10 8.3%
intadd[61] 3.93 1.31 0.7 -0.7 1.4 0.09 6.9%
intadd[60] 3.93 1.31 0.6 -0.8 1.4 0.09 6.9%
intadd[59] 3.83 1.41 0.8 -0.6 1.4 0.01 0.7%
intadd[58] 3.85 1.39 0.9 -0.5 1.4 0.01 0.7%
intadd[57] 3.76 1.48 0.9 -0.7 1.6 0.12 8.1%
intadd[56] 3.77 1.47 0.9 -0.7 1.6 0.13 8.8%
intadd[55] 3.69 1.55 1.1 -0.4 1.5 0.05 3.2%
intadd[54] 3.68 1.56 1.1 -0.4 1.5 0.06 3.8%
Crit. 4.04 1.20 0.6 1.3 0.10 8.3%
Mean 0.07 5.3%
Max 0.13 8.8%
Dithering
Dithering was used to improve the resolution of both calibration and measurement. For
calibration, measurements were aggregated for all frequencies below the minimum fmax
for RUMs. These measurements must be taken to establish the RUM delays, so there is
no overhead to this dithering. During OSM the circuit was dithered between the nominal
operating frequency of 190.69 MHz (fsta) and 186.42 MHz in frequency steps corresponding
to a 24 ps change in period, yielding measurements at six diﬀerent frequencies.
Figure 3.15 shows normal and dithered uncalibrated discrepancy profiles for the intadd64
circuit. In order to combine measurements an inferred slack is found for each phase lead
at each frequency. The increase in measurement resolution is obvious with the discrepancy
profile showing a greater number of samples and revealing significantly more detail than
OSM without dithering.
Measurement results for dithering of calibration are displayed in Table 3.8. Since the
phase step size is not constant for these measurements, the resolution is variable. Here,
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Figure 3.15: Normal and dithered uncalibrated discrepancy profile for the intadd[63] RUM
in intadd64, clocked at fsta of 190.69 MHz.
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an average resolution 5 ps is achieved, but with a worst-case of 65 ps, still a significant
improvement over the 101 ps resolution before dithering. Dithering improves the resolution
of calibration, reducing the maximum absolute slack measurement error to 0.13 ns.
Table 3.8: Measurements showing calibration oﬀset resolution improvement through fre-
quency dithering.
RUM
RUM Inf. OSM Cal. Cal.
Error (ns) Error (%)Delay Slack Slack Oﬀset Slack
(ns) (ns) (ns) (ns) (ns)
intadd[63] 4.01 1.23 0.8 -0.50 1.3 0.07 5.7%
intadd[62] 4.04 1.20 0.6 -0.66 1.3 0.10 8.3%
intadd[61] 3.93 1.31 0.7 -0.66 1.4 0.09 6.9%
intadd[60] 3.93 1.31 0.6 -0.80 1.4 0.09 6.9%
intadd[59] 3.83 1.41 0.8 -0.64 1.4 0.01 0.7%
intadd[58] 3.85 1.39 0.9 -0.48 1.4 0.01 0.7%
intadd[57] 3.76 1.48 0.9 -0.63 1.5 0.02 1.4%
intadd[56] 3.77 1.47 0.9 -0.65 1.6 0.13 8.8%
intadd[55] 3.69 1.55 1.1 -0.47 1.6 0.05 3.2%
intadd[54] 3.68 1.56 1.1 -0.48 1.6 0.04 2.6%
Crit. 4.04 1.20 0.6 1.3 0.10 8.3%
Mean 0.06 4.5%
Max 0.13 8.8%
Dithering both calibration and measurement, where this is possible, achieves maximum
measurement accuracy. Fully dithered measurements for intadd64 are in Table 3.9.
Dithering between the six operating frequencies reduces the 109 ps nominal resolution to
18 ps on average and a worst-case of 107 ps. The maximum error is reduced to 0.07 ns,
almost half of that achieved without dithering and could be further reduced with careful
selection of dithering frequencies.
3.3.8 Slack Variation
Experiments were conducted in order to show that online timing slack measurements can
track changes in slack due to external factors. Temperature, voltage and operating fre-
quency all have an aﬀect on the slack available, either through variation of circuit delay
or clock period. Unless varied, the FPGA was powered at nominal voltage (1.2 V) and
clocked at the fsta of 190.69 MHz. All measurements are uncalibrated and not dithered.
Altering the operating frequency has a direct impact on slack. Figure 3.16 shows un-
calibrated slack measurements for the 10 RUMs of intadd64 operating at a range of
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Table 3.9: Measurements showing resolution improvement with both calibration oﬀset and
OSM dithering.
RUM
RUM Inf. OSM Cal. Cal.
Error (ns) Error (%)Delay Slack Slack Oﬀset Slack
(ns) (ns) (ns) (ns) (ns)
intadd[63] 4.01 1.23 0.79 -0.50 1.29 0.06 4.9%
intadd[62] 4.04 1.20 0.58 -0.66 1.24 0.04 3.3%
intadd[61] 3.93 1.31 0.67 -0.66 1.33 0.02 1.5%
intadd[60] 3.93 1.31 0.56 -0.80 1.36 0.05 3.8%
intadd[59] 3.83 1.41 0.83 -0.64 1.47 0.06 4.3%
intadd[58] 3.85 1.39 0.96 -0.48 1.44 0.05 3.6%
intadd[57] 3.76 1.48 0.92 -0.63 1.55 0.07 4.7%
intadd[56] 3.77 1.47 0.88 -0.65 1.53 0.06 4.1%
intadd[55] 3.69 1.55 1.13 -0.47 1.60 0.05 3.2%
intadd[54] 3.68 1.56 1.13 -0.48 1.61 0.05 3.2%
Crit. 4.04 1.20 0.6 1.24 0.04 3.3%
Mean 0.05 3.7%
Max 0.07 4.9%
frequencies (show as clock periods). Decreasing the period decreases slack as expected
given their equivalence, demonstrated by the linear relationship with gradient of approxi-
mately one.
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Figure 3.16: Uncalibrated slack measurement response to clock period variation in
intadd64.
The relationship between slack and temperature is explored in Figure 3.17. The temper-
ature of the FPGA’s package was varied across the device corners, from 0  C to 85  C. As
expected, slack decreases as the circuit slows down with increasing temperature. The total
change is fairly modest with the critical path slowing by around 370 ps, corresponding to
4.4 ps/ C. At this scale the quantisation caused by the measurement resolution is quite
apparent.
Voltage has a dramatic influence on timing slack, as demonstrated in Figure 3.18, which
shows uncalibrated slack measurements. Once the voltage has dropped below 1.15 V all
73
0 10 20 30 40 50 60 70 80
0
0.5
1
1.5
2
Temperature (°C)
Sl
ac
k (
ns
)
Figure 3.17: Uncalibrated slack measurement response to temperature variation in
intadd64.
of the slack at the most critical RUMs has been eroded. Its large eﬀect has an impact
on calibration; the diﬀerence in path length to the main and shadow register increases as
voltage is reduced, with the longer path becoming proportionally slower than the short.
Figure 3.19 shows the behaviour of the calibration oﬀsets for the 10 RUMs in intadd64
as the voltage is varied between 0.9 V and the nominal operating voltage 1.2 V. The changes
in voltage due to power supply ripple or noise are too small to be resolved. If techniques
such as Dynamic Voltage Scaling are to be employed using OSM the eﬀect of voltage on
calibration oﬀsets must be accounted for.
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Figure 3.18: Uncalibrated slack measurement response to voltage variation in intadd64.
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Figure 3.19: Calibration oﬀset variation due to voltage in intadd64.
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3.4 Overhead
The overhead of implementing OSM can be separated into a fixed cost for the measurement
aggregation and control circuitry and a variable cost for the shadow registers and associated
circuitry, which depends upon the number of registers monitored. The choice and number of
these registers in turn depends on the CDM coverage required and the delay distribution
of the circuit. In order to explore the trade-oﬀ between hardware overhead and circuit
coverage, an experiment has been conducted profiling two sets of benchmark circuits.
The circuits, some of which are combinatorial, were wrapped with registers and compiled
in Altera Quartus II for the Cyclone IV architecture, using default options. Timing analysis
was performed and registers selected for instrumenting at various CDMs. Instrumenting a
register requires the addition of two registers (shadow and discrepancy) and an XOR gate.
3.4.1 “Toronto 20”
The first set of benchmarks profiled is “Toronto 20” (T20) [49], the twenty large MCNC
benchmark circuits [71], commonly used for compiler research in FPGAs. These circuits
range in size consisting of from around 1000 to 8000 lookup tables (LUTs) and 17 to 1600
registers. While they are small compared to state of the art circuits currently implemented
on FPGAs, they provide a useful range of sizes and, crucially, delay distributions.
The circuits are supplied in a NET netlist format and were converted to VQM netlist
for compilation in Quartus using the NETtoVQM utility supplied in Altera’s Quartus
University Interface Program (QUIP) [3].
Figure 3.20 shows histograms of delay to the register (as a percentage of the critical
delay in the circuit) for three of the T20 benchmarks, illustrating three possible contrasting
distribution profiles. spla demonstrates a critical-biased distribution, which requires that
many registers in the design need to be instrumented to provide a low CDM coverage.
frisc exhibits a relatively flat delay distribution, meaning that the number of registers
which needs to be instrumented grows fairly linearly with CDM and tesng’s distribution
is biased to the non-critical registers, so there is a low cost of instrumenting the circuit to
a moderate CDM.
The total number of registers required for a given CDM coverage for the three T20
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Figure 3.20: Register delay distributions (as a percentage of the critical delay) for three
T20 benchmarks.
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benchmarks is illustrated in Figure 3.21. This cumulative distribution shows how the cost
for each of these diﬀerent delay distributions grows with CDM, with spla rising quickly
and levelling oﬀ thereafter, tseng doing the opposite, and frisc rising steady across the
entire range of CDMs.
The number of registers instrumented is never 100%, as without information on circuit
interfaces, source registers at the very input to the circuit are not instrumented.
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Figure 3.21: Cumulative histogram showing the number of registers that need to be mon-
itored in order to achieve a given CDM, as a percentage of the total number
of registers in the circuit.
A detailed breakdown of the T20 benchmark set is given in Table 3.10. The number of
registers which require instrumenting to achieve a given CDM are presented. The maximum
number of registers that are required to instrument this set of benchmarks to 10% CDM
is 137, or 10% of the registers in the circuit. Circuits which require a high percentage of
registers to be instrumented typically have a very low number of registers, e.g. apex4,
which contains only 27 registers and requires that 13 of these (48%) are instrumenting
for 10% CDM, representing only 0.84% of the total circuit area. Circuits in which the
number of registers instrumented correspond to a larger percentage of the combined area,
such as elliptic, are generally register rich. The cost of instrumenting circuits for OSM
therefore depends on the delay distribution of the circuit and the proportion of logic and
registers that it contains.
3.4.2 “Functional”
The T20 benchmarks transpire to not be suitable for the experiments conducted later in
this thesis because they are largely synthetic circuits with unknown functionality, some
of which are entirely combinatorial. They have been included as they are historically the
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Table 3.10: The number of registers that require instrumenting for various Critical Delay
Margins in the T20 benchmark set. For the minimum, mean and maximum,
the percentages (in brackets) are treated independently.
Benchmark
Base 5% CDM 10% CDM 15% CDM 20% CDMResources
Regs. RUMs
alu4 22 3 (14%) 4 (18%) 6 (27%) 6 (27%)
apex2 41 2 (4.9%) 2 (4.9%) 2 (4.9%) 2 (4.9%)
apex4 27 5 (19%) 13 (48%) 17 (63%) 17 (63%)
bigkey 649 7 (1.1%) 54 (8.3%) 139 (21%) 217 (33%)
clma 162 2 (1.2%) 3 (1.9%) 5 (3.1%) 6 (3.7%)
des 501 6 (1.2%) 14 (2.8%) 41 (8.2%) 61 (12%)
diﬀeq 479 6 (1.3%) 14 (2.9%) 29 (6.1%) 44 (9.2%)
dsip 649 9 (1.4%) 66 (10%) 150 (23%) 210 (32%)
elliptic 1366 48 (3.5%) 137 (10%) 204 (15%) 258 (19%)
ex1010 20 9 (45%) 9 (45%) 9 (45%) 9 (45%)
ex5p 71 12 (17%) 31 (44%) 32 (45%) 32 (45%)
frisc 1021 51 (5.0%) 127 (12%) 178 (17%) 245 (24%)
misex3 28 6 (21%) 13 (46%) 13 (46%) 13 (46%)
pdc 56 6 (11%) 16 (29%) 35 (63%) 37 (66%)
s298 17 4 (24%) 4 (24%) 4 (24%) 5 (29%)
s38417 1597 48 (3.0%) 109 (6.8%) 187 (12%) 247 (15%)
s38584.1 1581 4 (0.25%) 16 (1.0%) 36 (2.3%) 58 (3.7%)
seq 76 3 (3.9%) 13 (17%) 21 (28%) 24 (32%)
spla 62 10 (16%) 20 (32%) 22 (35%) 24 (39%)
tseng 558 12 (2.2%) 20 (3.6%) 33 (5.9%) 37 (6.6%)
Min 17 2 (0.25%) 2 (1.0%) 2 (2.3%) 2 (3.7%)
Mean 449 13 (4.7%) 34 (11%) 58 (17%) 78 (20%)
Max 1597 51 (45%) 137 (48%) 204 (63%) 258 (66%)
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standard circuit benchmarks for EDA tool development, and demonstrate eﬀectively the
relationship between circuit delay distribution and instrumentation overhead.
A functional set of benchmarks was assembled from a variety of sources. The floating
point arithmetic functions are generated by FloPoCo [19], IIR is a 16-bit IIR filter with
12 taps generated by Spiral [26] and DCT is 8-bit 8-point discrete cosine transform used
for reliability experiments.
The same analysis was conducted on this new set of benchmarks and the results are
outlined in Table 3.11. These circuits are well pipelined with a more realistic density of
registers. The percentage of registers requiring instrumenting is low; even at 20% CDM a
maximum of only 69 registers require instrumenting.
Table 3.11: The number of registers that require instrumenting for various Critical De-
lay Margins in the functional benchmark set. For the minimum, mean and
maximum, the percentages (in brackets) are treated independently.
Benchmark
Base 5% CDM 10% CDM 15% CDM 20% CDMResources
Regs. RUMs
DCT 168 11 (6.5%) 19 (11%) 22 (13%) 27 (16%)
IIR 314 9 (2.9%) 19 (6.1%) 28 (8.9%) 31 (9.9%)
fpadd64 908 8 (0.88%) 15 (1.7%) 32 (3.5%) 60 (6.6%)
fpexp32 388 11 (2.8%) 19 (4.9%) 19 (4.9%) 19 (4.9%)
fpexp64 1717 10 (0.58%) 34 (2.0%) 48 (2.8%) 66 (3.8%)
fplog32 1023 28 (2.7%) 45 (4.4%) 56 (5.5%) 69 (6.7%)
fpmult32 185 13 (7.0%) 19 (10%) 35 (19%) 53 (29%)
Min 168 8 (0.58%) 15 (1.7%) 19 (2.8%) 19 (3.8%)
Mean 609 13 (2.4%) 24 (4.7%) 34 (6.7%) 46 (8.7%)
Max 1717 28 (7.0%) 45 (11%) 56 (19%) 69 (29%)
3.5 Other Factors for Consideration
The previous sections have discussed the theory and method of OSM. Additional factors
aﬀecting the implementation and usage of OSM are discussed below.
3.5.1 Performing Measurements
Various configurations can be used when applying OSM to an application circuit, the
choice largely depends on the nature of the delay variability being monitored. Discrepancy
counters can be used for each RUM, or shared between groups of RUMs, alternatively
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discrepancy latches can be used with a much lower overhead. Discrepancy latches provide
all of the information necessary to conduct measurements as described thus far, however,
the additional information collected using discrepancy counters may be of use when tackling
the problem of critical path excitation (Section 3.5.3 as discussed in Section 3.6.1.
Measurement cycles can be conducted repeatedly, or scheduled at particular intervals,
depending on the rate of delay change being measured. Relatively slow changes in delay
due to degradation could be monitored with measurements on a daily or weekly basis,
whereas variation due to temperature may require more frequent measurement cycles.
Rather than stepping through the entire range of phases, OSM can be configured to
check a variety of phase leads, providing calibrated failure prediction, alerting if there has
been a guardband violation. Work is currently in progress on using OSM for Razor-style
timing error detection, by operating a fixed lagging, rather than leading clock.
3.5.2 Measurement Latency
The time taken (in clock cycles) to conduct a complete slack measurement is the product
of the length of the measurement period, and the number of phase steps to complete a
phase sweep. This can be reduced by checking a variety of phase leads, or only sweeping as
far as required to perform a measurement, until the first phase resulting in a discrepancy
for each shadow register.
3.5.3 Path Excitation
Oﬄine timing measurement methods can use input test vectors specifically designed to
ensure that the critical paths in the circuit are excited and therefore measured. Unlike
these methods, OSM must make do with the data propagating through the circuit during
normal operation. In some cases long measurement periods (thousands or millions of clock
cycles, corresponding to milliseconds to seconds of measurement latency) are suﬃcient to
provide a reasonable assurance of critical path excitation, however, there are cases where
this will not be suﬃcient, such circuits with critical paths that are only excited when
irregular and specific data is input to the circuit, or those with complex state.
In order to explore this problem further, the excitation of the ripple-carry adder used
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as an example throughout this chapter (intadd64 can be modelled analytically. The
ripple-carry adder is a relatively simple combinatorial circuit with a critical path that is
only excited under one, uncommon, input condition. The critical path of the ripple-carry
adder passes from the least significant bit inputs to the most significant bit, or carry
output along the carry chain. In order for this to be excited, a carry must be generated
by the least significant bit inputs and this propagated through the adder without being
annihilated. A carry is generated when both input bits to a full-adder stage are one (0b1
+ 0b1). The carry is propagated when only one of the two input bits are one (0b1 +
0b0 or 0b0 + 0b1). Assuming that each bit of the input is uniformly and independently
generated, the probability of generating a carry at the least significant bit is pgen = 1/4
and the probability of propagating this carry is pprop = 1/4 ⇥ 1/4 = 1/2. Assuming that
it is initialised to zero, the probability of critical path excitation for an n-bit ripple carry
adder is therefore pexcite = 1/2n 1 ⇥ 1/4 = 1/2n+1; the expected number of clock cycles
before critical path excitation is simply Eexcite = 1/pexcite = 2n+1 (the number to guarantee
excitation is greater in accordance with Binomial probability theory).
Conducting this analysis for an 8-bit ripple-carry adder gives Eexcite = 28+1 = 512 clock
cycles. With a nominal clock frequency of 150 MHz this corresponds to a measurement
period of 3.41µs for each phase lead, which is quite manageable. The measurement period
increases exponentially with the number of input bits, 0.87 ms for 16-bits, 57.3 s for 32-
bits and 7800 years for 64-bits! Clearly, measuring until there is an expectation of critical
path excitation is not feasible for all circuits. The ripple-carry adder is somewhat of a
pathological case, with a single critical path that passes through all stages of the circuit and
is dependent on all inputs, nevertheless, this demonstrates the need for strategies capable
of addressing the problem of path excitation, some of which are discussed in Section 3.6.1.
3.5.4 Metastability
The shadow registers used in OSM sample data at varying times, thus it is probably that
the data signal will change value at the same time as the shadow register latches. This
can result in metastability at the output of the shadow register, with a chance that it
propagates onwards. Unlike some other measurement techniques (i.e. Razor), in OSM
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the RUM and its output remain unaltered, so these will be unaﬀected by metastability.
The discrepancy register sampling the comparison signal aids in reducing the likelihood of
the metastability propagating and the measurement being taken over many clock cycles
reduces any potential impact.
3.6 Future Work
3.6.1 Path Excitation
The analysis in Section 3.5.3 demonstrates that extending the measurement period is not
an adequate solution to the path excitation problem for many circuits. Some preliminary
concepts that may help address this issue are hence discussed.
Excitation Vector Injection
A solution may lie in the profiling of the instrumented critical paths by oﬄine excitation
vector injection. Figure 3.22 shows the two extremes. In the low level case, a multiplexer is
inserted at the source register for every RUM in the circuit. Doing so comes at a significant
cost, both in terms of the additional area for the multiplexer and routing, and performance.
Instead, a multiplexer can be added at the input to the circuit, as in Figure 3.22b, the
cost of doing so is much lower, but the selection of vectors that excite the critical paths
throughout the circuit is a significantly more diﬃcult problem, and the number of cycles
to do so is likely to be larger.
In practice, some combination of the low and higher level excitation injection mechanisms
would be used. As the RUM level multiplexers are moved towards the inputs of the circuit,
the area and performance cost is traded for more diﬃculty in computing excitation vectors
and a longer time with the circuit oﬄine profiling the critical paths. With the critical paths
profiled, an oﬀset margin can be used to correct for the diﬀerence between the measured
slack during operation, and the worst-case slack with oﬄine profiling. This is eﬀectively
inferring the critical slack at a RUM using excitations in less than critical paths.
The problem with using this approach alone is that there is no knowledge of critical path
excitation during operation, and the oﬀset margin is always subtracted from the measured
82
Reg 1
RUM
Input
Output
Sensor Discrep.
Reg 1
Reg 1
Reg 1
Excite.
Mode
(a) RUM level
Input
Excite.
Mode
Instrumented
Circuit
Output
Discreps.
(b) Circuit level
Figure 3.22: RUM and circuit level excitation vector injection mechanisms.
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slack; when the critical path is excited, the margin will still be removed, making the
measurement conservative. The ability to measure the critical path oﬄine using excitation
vector injection is also of use for the subsequently described methods.
Self-TRC
It has been suggested that if the critical path has a low probability of excitation, it’s timing
can be inferred from well excited RUMs elsewhere in the circuit, as a form of tunable
replica circuit. The oﬀset in slack between the critical register and that which is being
monitored can be quantified either by scaling STA estimates or through measurement of
the unexcitable critical path using excitation vector injection as described above.
Inferring slack from a RUM spatially located near the unexcited critical register would
account for some of the variability eﬀects to be accounted for. Data correlations, such as
may be achieved by using a less significant adder output register to infer the slack at the
most significant bit could even account for some degradation.
Discrepancy Profiles
The additional information collected when using discrepancy counters for OSM may be of
use for the problem of path excitation. A reference discrepancy profile can be measured
with either an extended measurement period and/or excitation vector injection. Low
discrepancy counts at small phase leads (in the left tail of the profile) signify that an event
is rare and cannot be relied upon for measurement. This can be used to build an oﬀset
margin against more common events, as in excitation vector injection described above.
The above requires that discrepancy counters are used only once, so could be shared, with
discrepancy latches used for measurement during normal operation.
The distribution at the left tail of the reference discrepancy profile could potentially be
used to reconstruct the left tail when critical paths are unexcited during measurement.
Figure 3.23 illustrates an example discrepancy profile, with the critical path unexcited in
blue, and the tail, which is reconstructed from the distribution established from a reference
measurement in green. When the critical path is not excited, the slack is overestimated as
1.40 ns, with reconstruction this is reduced to 1.29 ns. This technique would require dis-
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Figure 3.23: An example discrepancy profile showing slack measurement where critical path
hasn’t been excited in blue, and reconstructed tail in green.
crepancy counters for RUMs requiring tail reconstruction during normal operation. Unlike
the margining proposed with excitation vector injection, or earlier herein, tail reconstruc-
tion would not be inherently conservative, and if the critical path happened to be excited
in a given measurement period this would be accounted for.
3.7 Conclusion
In this chapter, a novel online timing slack measurement method is presented. This method
is able to accurately measure the slack at chosen registers without aﬀecting the functionality
of the circuit. Registers are instrumented through the addition of shadow registers, that
share the register’s input but use a diﬀerent clock. This shadow clock has a variable phase,
allowing for the slack in the path to the shadow register to be gradually eroded to the
point of timing failure, from which the slack to the shadow register can be inferred.
A calibration method is presented to allow the slack at the monitored register to be
precisely inferred and dithering the clocks allows the resolution to be improved.
A technique for selecting registers to instrument in the circuit shown, this is used to
analyse a variety of benchmark circuits in order to explore the relationship between circuit
delay distributions and the number of registers requiring instrumenting in order to achieve
a given coverage.
Finally, the ability of OSM to measure changes in slack due to varying frequency, tem-
perature and voltage is confirmed experimentally.
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Continually measuring slack using OSM allows for the “health” of a circuit to be moni-
tored throughout its life, tracking variations in environmental conditions and degradation,
making it possible to trigger pre-emptive actions to avoid timing failure.
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4 OSM Sensor Insertion
4.1 Introduction
The previous chapter demonstrated that timing slack can be measured in an online circuit
through the addition of shadow registers, driven with a clock of the same frequency, but
a varying phase lead to the application circuit’s clock. The measurement method was
demonstrated, and shown to be accurate on several small benchmark circuits, using an
FPGA as the test platform. In conducting these experiments it became apparent that the
OSM technique was particularly well suited to measurement on FPGAs as the rich and
flexible clock resources available on even the low-end FPGAs provides the functionality
required to perform this monitoring with almost no cost. The overhead is slightly higher
in Application-Specific Integrated Circuits (ASICs), where the infrastructure required to
generate the varying phase clock and routing it to the sensors does not already exist.
The Altera Cyclone IV family of FPGAs have been chosen as a research platform for this
work. These are low-cost, low-power devices with a traditional island-style architecture.
Their simplicity lends them to exploratory research in measurement and the associated
automation tools.
One of the great strengths of OSM is its ability to be calibrated. Instead of having to
place the sensor adjacent to the register it is instrumenting, generally requiring resources
to be reserved throughout the FPGA, the sensor can be added to the application circuit
where resources are available. This allows us to lock the application circuits placement
and routing, maintaining its timing. After the insertion, any diﬀerence in path length
between the RUM and shadow register can be accounted for. Doing so maintains the
timing behaviour of the application, avoiding a chicken-and-egg problem that can be the
case if resources are not reserved, where adding the shadow registers impacts on the timing
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of the circuit, altering which registers need to be instrumented to achieve a given coverage.
This chapter describes the configuration and use of the FPGA clock resources for OSM
and the mapping of the shadow registers to an FPGA architecture. A CAD tool flow is
presented that allows for arbitrary circuits to be automatically instrumented for OSM with
minimal intervention. An investigation into the overheads, both in terms of increased area
and delay, for instrumenting these circuits is presented.
4.2 Mapping of OSM to FPGAs
Performing OSM requires the addition of shadow registers to chosen registers in the appli-
cation circuit. These shadow registers need to be driven by a clock of the same frequency
as that driving the application’s registers, but with a varying phase relationship. This
section discusses the generation of this clock, and the mapping of shadow registers in the
context of the Altera Cyclone IV architecture. This architecture contains features that are
found across all FPGAs and as such, although the mapping of OSM has been conducted
to one specific architecture, the general principles are transferable.
4.2.1 Clock Generation
The current generation of commercial FPGAs generate internal clock signals using analogue
Phase-Locked Loops (PLLs), which output clock signals that have a phase related to that
of an input signal. The Cyclone IV family of FPGAs contain PLLs with a block structure
shown in Figure 4.1. An FPGA in this device range has between two and eight of these,
each with five clock outputs. The EP4CE22F17C6 device used for experiments in this
thesis contains four PLLs, one at each corner of the die.
These PLLs consist of a prescale counter (N), phase-frequency detector (PFD), charge
pump (CP), loop filter (LF), voltage-controlled oscillator (VCO), feedback counter (M)
and postscale output counter (C). N divides the input clock to produce a reference clock
signal. The phase and frequency of this reference signal are compared to the feedback
signal by the PFD, which produces an error signal. This error signal is fed to the CP and
low-pass LF, together which generate a voltage which drives the VCO. The VCO signal is
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Chapter 5: Clock Networks and PLLs in Cyclone IV Devices 5–21
Cyclone IV PLL Hardware Overview
October 2012 Altera Corporation Cyclone IV Device Handbook,
Volume 1
Figure 5–10 shows a simplified block diagram of the major components of the PLL of 
Cyclone IV E devices. 
1 The VCO post-scale counter K is used to divide the supported VCO range by two. The 
VCO frequency reported by the Quartus II software in the PLL summary section of 
the compilation report takes into consideration the VCO post-scale counter value. 
Therefore, if the VCO post-scale counter has a value of 2, the frequency reported is 
lower than the fVCO specification specified in the Cyclone IV Device Datasheet chapter.
External Clock Outputs
Each PLL of Cyclone IV devices supports one single-ended clock output or one 
differential clock output. Only the C0 output counter can feed the dedicated external 
clock outputs, as shown in Figure 5–11, without going through the GCLK. Other 
output counters can feed other I/O pins through the GCLK.
Figure 5–10. Cyclone IV E PLL Block Diagram (1)
Notes to Figure 5–10:
(1) Each clock source can come from any of the four clock pins located on the same side of the device as the PLL.
(2) This is the VCO post-scale counter K.
(3) This input port is fed by a pin-driven dedicated GCLK, or through a clock control block if the clock control block is fed by an output from another 
PLL or a pin-driven dedicated GCLK. An internally generated global signal cannot drive the PLL.
Clock
Switchover
Block
inclk0
inclk1
Clock inputs
from pins
GCLK
pfdena
clkswitch
clkbad0
clkbad1
activeclock
PFD
LOCK
circuit
lock
÷n CP LF VCO ÷2 (2)
÷C0
÷C1
÷C2
÷C3
÷C4
÷M
PLL
output
mux
GCLKs 
External clock output
8 8
4 
GCLK networks
no compensation;
 ZDB mode
source-synchronous;
normal mode
VCO 
Range
Detector
VCOOVRR
VCOUNDR
(3)
Figure 4.1: A block digram of the Cyclone IV PLL from [4].
fed back through the M counter to the PFD, resulting in a negative feedback control l o .
A drift in output phase or frequency results in an increase in the error signal which drives
the VCO in the other direction in order to reduce the error. The VCO is said to be locked
when the reference signal matches the feed ack sign l and thus th re is no error.
The reference signal is produced by the prescale counter dividing the input signal fre-
quency (fin) by N (Equation 4.1). The feedback counter multiplies the frequency of the
reference signal (fref) by M, producing the fvco frequency (Equation 4.2. The frequency of
each of the outputs (fout) is the fvc divided by the C count r (Equation 4.3).
fref =
fin
N
(4.1)
fvco = fref ⇥M = fin ⇥MN (4.2)
fout =
fin ⇥M
N ⇥ C =
fvco
C
(4.3)
The VCO has eight phase taps which provides the ability for fine resolution phase-
shifting, producing a phase oﬀset that is independent of process, voltage and temperature
variation. The size of a phase oﬀset for each step is dictated by the frequency of the VCO
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and the number of phase taps, and is described by Equation 4.4. The phase of a particular
PLL output can be varied independently of the other outputs, meaning that OSM requires
only one additional output of the PLL that is generating the application circuit’s clock to
generate the phase varying shadow clock.
 t (fout) =
Tvco
8
=
1
8⇥ fvco =
N
8⇥ fin ⇥M (4.4)
The VCO in the Cyclone IV PLL is specified to operate between 600 MHz and 1.3 GHz,
as a result  t (f) is bounded between 96.16 ps and 208.33 ps. This dictates the OSM
measurement resolution on the Cyclone IV architecture. A given PLL output frequency
can be synthesised with a variety of diﬀerent M, N and C counter configurations. In
order to achieve best measurement resolution for a given output frequency, the space
of these parameters has been explored exhaustively to produce a table of optimal PLL
configurations for each output frequency. Figure 4.2 shows the phase step size for all
output frequencies between 50 MHz and 1.3 GHz.
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Figure 4.2: Plot showing the step sized achieved for output frequencies with OSM optimised
PLL configuration.
Since the Cyclone III architecture, these PLLs can be reconfigured during runtime (using
the altpll_reconfig megafunction), providing the ability to perform oﬄine frequency
sweep measurements by varying the frequency, and OSM by stepping the phase while the
FPGA is running and without reconfiguring the entire bitstream.
4.2.2 Shadow Register Mapping
Unlike in an ASIC, where access can be made available to fork the inputs and outputs of
any register in a design to an OSM sensor, in an FPGA access is restricted to the signals
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that the architecture provides. This section discusses the various strategies for shadowing
registers in Logic Elements, memory and DSPs in the Cyclone architecture.
Logic Elements
Figure 4.3 shows a block digram of a Logic Element (LE) in the Altera Cyclone IV archi-
tecture. These LEs contain a 4-input SRAM based Lookup Table (LUT), with associated
carry chain logic, and a register, with synchronous load and clear, asynchronous clear,
clock and clock enable. These LEs are grouped into Logic Array Blocks (LABs), which
contain 16 LEs, their carry chain, control signals, and local interconnect.
2–2 Chapter 2: Logic Elements and Logic Array Blocks in Cyclone IV Devices
Logic Elements
Cyclone IV Device Handbook, November 2009 Altera Corporation
Volume 1
Figure 2–1 shows the LEs for Cyclone IV devices.
LE Features
You can configure the programmable register of each LE for D, T, JK, or SR flipflop 
operation. Each register has data, clock, clock enable, and clear inputs. Signals that 
use the global clock network, general-purpose I/O pins, or any internal logic can 
drive the clock and clear control signals of the register. Either general-purpose I/O 
pins or the internal logic can drive the clock enable. For combinational functions, the 
LUT output bypasses the register and drives directly to the LE outputs.
Each LE has three outputs that drive the local, row, and column routing resources. The 
LUT or register output independently drives these three outputs. Two LE outputs 
drive the column or row and direct link routing connections, while one LE drives the 
local interconnect resources. This allows the LUT to drive one output while the 
register drives another output. This feature, called register packing, improves device 
utilization because the device can use the register and the LUT for unrelated 
functions. The LAB-wide synchronous load control signal is not available when using 
register packing. For more information about the synchronous load control signal, 
refer to “LAB Control Signals” on page 2–6.
The register feedback mode allows the register output to feed back into the LUT of the 
same LE to ensure that the register is packed with its own fan-out LUT, providing 
another mechanism for improved fitting. The LE can also drive out registered and 
unregistered versions of the LUT output.
Figure 2–1. Cyclone IV Device LEs 
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Figure 4.3: The Cyclone IV Logic Element, with externally accessible signals in red and
signals accessible from inside the LAB in blue, from [4].
The externally accessible wires in the Cyclone IV LE are indicated as red lines in Fig-
ure 4.3, blue lines indicate signals accessible from within the LAB. In order to instrument
a given register for OSM, all of its input signals (except the clock) need to be connected
to a shadow register (with its own clock signal) and the output of the sink and shadow
registers compared. Not all of these signals are directly accessible, particularly the D-
input to the register. Th s i constructed from either the combinatorial output of the LUT
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and the synchronous data, load and clear inputs or the output of the previous register
routed through the register chain. The D-input must be reconstructed and connected to
the shadow register along with the other clear and clock enable signals. In practice, the
register chain routing is generally unused and in the event that it is, the signal can be
forked at its source, which leaves us with the remaining signals.
The naïve solution to implementing a shadow register is to replicate the LE containing
the sink register (LEUM) to be instrumented, copying its LUT configuration and connect-
ing to all of its inputs, however this is not practical. Routing depopulation means that not
all of the input signals connected LEUM can be directly connected to another LE within
the LAB, without some of these signals first leaving and re-entering the LAB, resulting in
increased routing congestion and an increase in delay variation, potentially impacting on
the accuracy of measurement.
Four strategies have been developed to shadowing a sink register in a Cyclone IV LE,
shown in Figure 4.4 and described below:
Mirroring: The functionality of the asynchronous clear and clock enable signals can not
be eﬃciently replicated, so if these are used, mirroring is the most appropriate ap-
proach to shadowing a sink register. The shadow register exactly duplicates the
configuration of the sink register, with the LUT in the shadow LE feeding the combi-
natorial output of the LEUMs LUT to the shadow register. This configuration most
closely replicates the LEUM and thus the timing behaviour of the two registers will
be well machined, and the OSM sensor can be most accurately calibrated.
LAB control signals are used, so if the shadow LE can be packed within the LEUM’s
LAB, these signals do not need to be regenerated. The LAB is limited to two clock
signals, and the shadow register requires one so packing can only occur if there is one
existing clock. The discrepancy register often requires a diﬀerent clock signal to the
RUM and shadow register, so it is not possible to pack this into the LEUM’s LAB. If
it is not possible to pack the shadow LE into the LEUM’s LAB, use of the LAB the
shadow LE is placed in may be restricted as the control signals must be the same as
the LEUM.
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Figure 4.4: The various shadow register mapping strategies for the Cyclone IV LE. Where
appropriate the shadow register has been shown outside of a LE, and compara-
tor and/or discrepancy register negated for the sake of clarity.
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Mirroring is the general-purpose LE mapping as it facilitates shadowing the full
register functionality as provided by the architecture.
Emulation: Where asynchronous clear and clock enable are not used, the synchronous
load and clear functionality can be emulated using the shadow LE’s LUT. This
frees the shadow register from the LAB control signals allowing it to be placed in
a LAB where these signals are already being used. This may reduce the total LAB
utilisation, allowing more registers to be instrumented in designs with high resource
utilisation.
Since the delay of the LUT isn’t the same as the synchronous load and reset
circuitry, using this approach can introduce some measurement error which cannot
be calibrated for.
Enable: If the near-critical paths arrive exclusively through the LUT feeding the sink
register, the OSM sensor need only monitor this signal. The synchronous load signal
is used to enable the OSM sensor only when the sink register has been fed by the
LUT output. The converse can be applied if the synchronous data signal is critical.
This mapping requires an additional register to align the synchronous load signal
and LUT as a OSM sensor enable.
Dummy: A dummy register allows for the monitoring of a signal which may not be
otherwise accessible. For example, if it was desirable to monitor the synchronous load
signal, without inferring its timing by monitoring the D-input to the sink register,
this could be done by adding a dummy register driven directly by synchronous load.
The output of this dummy register is then used for comparison against the shadow
register, instead of the application sink register. It is not possible to calibrate for the
diﬀerence in delay to the sink register and dummy register, so this must be placed as
near to the sink register as possible. Dummy registers require that just one signal is
forked oﬀ the measurement cell, reducing the routing overhead, and may also oﬀer a
solution in situations where the sink register is not accessible for shadowing, such as
in embedded blocks.
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Embedded Blocks
Embedded blocks on the Cyclone IV come in the form of 18x18 fixed-point multipliers and
9 kb memories. These embedded blocks present some problems with signal observability,
as one side of the register (either input or output) are not exposed. The OSM mapping
strategy for these are as follows:
Embedded Multipliers: The Cyclone IV embedded multiplier is shown in Figure 4.5.
The blocks have optional registers at their input and output. Since one side of these
registers is not visible to the FPGA fabric, they cannot be monitored with OSM
sensors. Instead, the registers must be pulled out of the multiplier and implemented
in LEs. Doing so may adversely aﬀect the timing performance of the application
circuit.
Chapter 4: Embedded Multipliers in Cyclone IV Devices 4–3
Architecture
February 2010 Altera Corporation Cyclone IV Device Handbook,
Volume 1
Figure 4–2 shows the multiplier block architecture.
Input Registers
You can send each multiplier input signal into an input register or directly into the 
multiplier in 9- or 18-bit sections, depending on the operational mode of the 
multiplier. You can send each multiplier input signal through a register independently 
of other input signals. For example, you can send the multiplier Data A signal through 
a register and send the Data B signal directly to the multiplier.
The following control signals are available for each input register in the embedded 
multiplier:
■ clock
■ clock enable
■ asynchronous clear
All input and output registers in a single embedded multiplier are fed by the same 
clock, clock enable, and asynchronous clear signals.
Multiplier Stage
The multiplier stage of an embedded multiplier block supports 9 × 9 or 18 × 18 
multipliers, as well as other multipliers between these configurations. Depending on 
the data width or operational mode of the multiplier, a single embedded multiplier 
can perform one or two multiplications in parallel. For multiplier information, refer to 
“Operational Modes” on page 4–4.
Each multiplier operand is a unique signed or unsigned number. The signa and signb 
signals control an input of a multiplier and determine if the value is signed or 
unsigned. If the signa signal is high, the Data A operand is a signed number. If the 
signa signal is low, the Data A operand is an unsigned number. 
Figure 4–2. Multiplier Block Architecture
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Figure 4.5: The Cyclone IV embedded multiplier from [4].
Memory Blocks: The Cyclone IV memory bl cks can be configured as single and dual-
port RAM, shift-register, ROM and as a FIFO. The registers in memory blocks
cannot be bypassed, so it is not possible to instrument them in the standard way. In
some cases the functionality can be implemented in soft-logic instead, for example
a barrel shifter often performs faster implemented in soft-logic rather than memory,
albeit with a higher resource utilisation.
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In practice, embedded blocks are significantly faster than the soft-logic in an FPGA and
are unlikely to be near-critical in well designed circuits. Thus they will not need to be
monitored, except when a high CDM coverage is specified. In the EP4CE22F17C6 the
embedded multipliers are specified to run at 286 MHz and memory blocks at 315 MHz; a
typical circuit implement on this device will have an fsta of 100-200 MHz.
4.3 Online Slack Measurement Insertion Tool
The Slack Measurement Insertion (SMI) tool aims to add OSM to arbitrary circuits with
minimal intervention and impact on circuit timing performance. SMI (including the register
selection algorithm set out in Section 3.2.6) was developed by the author and is integrated
into Reliability Instrumentation Platform for Programmable Logic (RIPPL), a framework
created co-operatively with Dr Edward Stott and Dr Nachiket Kapre.
4.3.1 RIPPL
RIPPL is a platform for conducting reliability experiments, currently on the Cyclone fam-
ily of FPGAs. RIPPL interfaces with the external temperature control and power supply
and measurement hardware (from Section 3.3) and the FPGAs PLL, facilitating measure-
ment experiments. Altera’s “Virtual JTAG” interface provides communication between
TCL running on a host computer and hardware on the FPGA, even in the least expensive
development boards (such as the Terasic DE0-nano), which have no other interface infras-
tructure. RIPPL provides hardware modules for input vector generation (either procedural
using Linear-Feedback Shift Registers or through loading into input memory), output vec-
tor collection, fast counters (to be used as discrepancy counters or in oﬄine Transition
Probability measurement), and signature generators.
4.3.2 Tool Flow
SMI is an end-to-end automated compile flow that plugs into the existing vendor’s tools,
and can readily be used by a designer without knowing the details of the OSM technique.
The input of the tool is a conventional HDL design entry (in Verilog or VHDL). It is
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integrated into Altera Quartus II compiler, but the principles are equally applicable to
other vendors compilers using the interfaces they provide. Quartus II v13.0 is the current
release at the time of writing and has been used for SMI, but it should be compatible with
versions as old as v5.0.
Currently the framework is configured to cater to running experiments, rather than
instrumenting circuits that will be used in the field. The primary diﬀerence is that rather
than the application interfacing with an external system, the input and output vectors are
generated and stored within the device. This can be modified trivially to allow for real
operating circuits to be instrumented with OSM.
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Figure 4.6: The SMI compile flow. Details regarding the identification of critical registers
may be found in Section 3.2.6 and calibration in Section 3.2.3.
The SMI compile flow is illustrated in Figure 4.6. The flow is based on principles
described in Altera’s Quartus University Interface Program (QUIP) [3]. It was chosen to
perform the necessary circuit modification in this way, as Altera recommends the use of an
intermediate netlist for large-scale changes and it is better documented than alternative
techniques. The steps to the compile are detailed below:
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Design Entry: The application circuit is instantiated into a wrapper (op_wrap) contain-
ing the input vector generator/memory and output memory. For non-experimental
purposes the design entry input would be the application circuit and the interface to
the external system. Figure 4.7 illustrates the wrapped application circuit.
Output
Application
Input
op_wrap
Top Level
Figure 4.7: Application circuit instantiated within wrapper.
Compile Application: The wrapped application circuit is compiled (synthesised, mapped,
placed and routed) in Quartus II, as the top level of the design. A flattened netlist,
timing report, and routing and placement constraints are extracted for the applica-
tion.
Identify Critical Registers: Near-critical registers (those with the least setup slack)
that meet a specified CDM (RUMs) are identified from the STA timing report. If
these registers are not accessible in the netlist, the circuit must be modified. If the
registers are inaccessible because they have been packed or inferred into an embedded
block, they are automatically extracted. Otherwise, manual intervention is required.
Add Sensors: The RUMs are identified in the netlist and OSM sensors are added.
Final Compile: The instrumented netlist is instantiated within a top level containing
interface and control logic, clock generators and signature generators used to confirm
the functionality of the application circuit and vector generation/collection. The
output is a bitstream for the instrumented application circuit.
Calibration: The bitstream is automatically programmed onto the FPGA and calibration
conducted, producing the shadow path oﬀsets (tRS) necessary for accurate OSM.
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4.3.3 Flow Details
The previous section discussed the compile flow from a higher level perspective, this looks
at some of the details. Despite this being the recommended method for performing large-
scale post-compile modifications to a circuit, a significant eﬀort was required in order to
integrate SMI into the Quartus compile. This is likely to be because of the hierarchical and
memory modifications required to give full compilation priority to the application circuit.
The application circuit is manually instantiated into a wrapper entity where it sits be-
tween an input vector generator/memory and output memory. The experiments conducted
for this thesis use random inputs generated procedurally using the LFSR option. RIPPL
uses Altera’s “SignalTap” for in-system memory reading and editing, which is used by the
host computer to load input vectors and read output traces. This is disabled during the
first compile, as the associated circuitry can congest the area surrounding the memory,
limiting placement and routing opportunities for the application circuit. The memory is
kept (prevented from being synthesised away) using dummy address generators.
The first compile of the wrapped application (op_wrap) is conducted using a settings
file (QSF), op_wrap_isolated.qsf, which specifies op_wrap as the top level entity.
The netlist format used is a Verilog Quartus Mapping (VQM), which is a restricted form of
the Verilog language standard. It supports only wires (no registers) and atomic primitives
(LUTs, registers, I/O, memory, multipliers etc.). The generation of VQMs is no longer
supported by default in Quartus II, so the assignment shown in Listings 4.1 is required in
the QSF to enable this.
Listing 4.1: This assignment is required to enable VQM generation in current versions of
Quartus II.
set_global_assignment -name INI_VARS "qatm_force_vqm=on"
The compile, netlist and placement and routing extraction is conducted as shown in
Listing 4.2. This outputs a routing constraints file routing.rcf, placement constraints
are written into the QSF file as location assignments and a flattened VQM netlist is written
to op_wrap_isolated.vqm.
Listing 4.2: Compile and export netlist, placement and routing.
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# Compile the wrapped application circuit
quartus_sh --flow compile op_wrap_isolated.qsf
# Back annotate placement
quartus_cdb op_wrap_isolated.qsf --back_annotate=lc
# Back annotate routing
quartus_cdb op_wrap_isolated.qsf --back_annotate=routing
# Extract netlist
quartus_cdb op_wrap_isolated.qsf --vqm=op_wrap_isolated.vqm
The timing report is generated by running the timing script shown in Listings 4.3 in
quartus_sta. This reports the setup timing from all source nodes, to all sink nodes in
the design, showing just the worst-case setup timing for each sink register. This is the
information that is required to establish which registers to instrument according to the
specified CDM coverage.
Listing 4.3: Generate timing report used to establish register criticality.
report_timing\
-from_clock main_clock\
-to_clock main_clock\
-from [get_keepers *]\
-to [get_keepers *]\
-setup -npaths 10000 -nworst 1 -detail summary\
-file setup_timing_isolated.txt
Sink registers are selected for instrumenting based on their reported slack and checked
to see if are inaccessible, such as those contained within altsyncram, lpm_mult or
mac_mult primitives. If registers have automatically been packed into embedded blocks,
or embedded blocks inferred, the registers can be removed with the assignments like those
shown in Listings 4.4 or manually, and compile process begun from the start.
Listing 4.4: Assignments to disable register packing or shift-register recognition in specified
entities.
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# Disable register packing
set_instance_assignment\
-name AUTO_PACKED_REGISTERS_STRATIXII\
-to *\
-entity <entity name> off
# Disable automatic shift-register recognition
set_instance_assignment\
-name AUTO_SHIFT_REGISTER_RECOGNITION\
-to *\
-entity <entity name> off
With the sink registers to be instrumented identified and accessible, the VQM netlist
can be parsed to find the inputs to these registers and OSM sensors inserted into the
netlist. Listings 4.5 is a “mirroring” OSM sensor constructed from atomic primitives in
VQM syntax. All of the signals driving the RUM are connected to the shadow register,
any not connected are set to a default value. The discrepancy signals are aggregated into
a bus and exposed as an output in the module declaration.
Listing 4.5: A “mirroring” OSM sensor to be added to the netlist.
// Shadow Register
wire shadow_<index>
dffeas shadowreg_<index> (
.d(<RUM_d>),
.clrn(<RUM_clrn>),
.prn(<RUM_prn>),
.ena(<RUM_ena>),
.asdata(<RUM_asdata>),
.aload(<RUM_aload>),
.sclr(<RUM_sclr>),
.clk(shadow_clk),
.q(shadow_<index>));
defparam shadowreg_<index>.is_wysiwyg = "true";
// Compare output of RUM and shadow registers
wire compare_<index>;
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cycloneive_lcell_comb compare_<index> (
.datac(<RUM_q>),
.datad(shadow_<index>),
.combout(compare_<index>));
defparam compare_<index>.sum_lutc_input = "datac";
defparam compare_<index>.lut_mask = "0FF0";
defparam compare_<index>.is_wysiwyg = "true";
// Discrepancy Register
wire discrep_<index>;
dffeas discrepreg_<index> (
.d(compare_<index>),
.clk(!clk),
.q(discrep_<index>));
defparam discrepreg_<index>.is_wysiwyg = "true";
In some cases, the RUM D-input is driven by a “feeder”, where the adjacent LUT serves
only to route a signal through to the register. When the instrumented netlist is compiled,
Quartus removes and replaces non-functional primitives such as feeders. Forking the output
of this feeder to a shadow register stops the feeder from being removed and results in an
additional feeder being inserted into the path to the RUM, causing the near-critical path
to gain additional delay. In order to overcome this, the signal must be forked to the shadow
register before the feeder, as in Listings 4.6. Feeder LUTs can be identified as having a
single input, usually on the datad port (which is fastest) and a LUT mask which buﬀers
this input to the combinatorial output (“FF00”). Generally the instance and intermediate
signal name contain the keyword “⇠feeder”.
Listing 4.6: Instrumenting a RUM with feeder register.
// Feeder LUT
cycloneive_lcell_comb \d_input⇠feeder_I (
.dataad(feeder_input),
.combout(\d_input⇠feeder ));
defparam \d_input⇠feeder_I .sum_lutc_input = "datac";
defparam \d_input⇠feeder_I .lut_mask = "FF00";
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// RUM
dffeas fed_register (
.d(\d_input⇠feeder )
.clk(clk),
.q(fed_register_out));
defparam fed_register.is_wysiwyg = "true";
// Shadow Register -
// connect to feeder_input not the RUM D-input (\d_input⇠feeder )
wire shadow;
dffeas shadow_reg (
.d(feeder_input),
.clk(shadow_clk),
.q(shadow));
defparam shadow.is_wysiwyg = "true";
In addition to adding shadow registers, various signals are brought out of the module
so that they can be attached to signal generators, used to confirm functionality. If input
vector memories are used these and the output memories are converted to have “SignalTap”
enabled and the dummy address generators removed.
Quartus makes extensive use of escaped identifiers in the names of signals and instances.
This allows for names which encode the hierarchy from which they originate. In some
cases, when the netlist has been modified, Quartus re-infers the hierarchy from these
names, changing signal or instances names. The placement and routing constraints are
applied to these names, so if they are changed, the new names will not match and the
constraints cannot be applied. This is overcome by obfuscating the identifier names in the
netlist and associated constraint files, replacing the “|” character with “__”. An example
of the identifier name obfuscation is shown in Listings 4.7.
Listing 4.7: An example of identifier obfuscation for the fpmult32 VQM netlist.
// Before identifier obfuscation
wire \FPMultiplier_8_23_400_Wrapper:test_inst|o_R_d1[29] ;
wire \FPMultiplier_8_23_400_Wrapper:test_inst|FPMultiplier_8_23_400:test|
IntAdder_33_400:RoundingAdder|X_d1[30] ;
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dffeas \FPMultiplier_8_23_400_Wrapper:test_inst|o_R_d1[30]⇠I (
.clk(\clk⇠inputclkctrl ),
.d(\FPMultiplier_8_23_400_Wrapper:test_inst|o_R_d1[30]⇠91 ),
.q(\FPMultiplier_8_23_400_Wrapper:test_inst|o_R_d1[30] ));
defparam \FPMultiplier_8_23_400_Wrapper:test_inst|o_R_d1[30]⇠I .power_up = "low
";
defparam \FPMultiplier_8_23_400_Wrapper:test_inst|o_R_d1[30]⇠I .is_wysiwyg = "
true";
// After identifier obfuscation
wire \FPMultiplier_8_23_400_Wrapper:test_inst__o_R_d1[29] ;
wire \FPMultiplier_8_23_400_Wrapper:test_inst__FPMultiplier_8_23_400:
test__IntAdder_33_400:RoundingAdder__X_d1[30] ;
dffeas \FPMultiplier_8_23_400_Wrapper:test_inst__o_R_d1[30]⇠I (
.clk(\clk⇠inputclkctrl ),
.d(\FPMultiplier_8_23_400_Wrapper:test_inst__o_R_d1[30]⇠91 ),
.q(\FPMultiplier_8_23_400_Wrapper:test_inst__o_R_d1[30] ));
defparam \FPMultiplier_8_23_400_Wrapper:test_inst__o_R_d1[30]⇠I .power_up = "
low";
defparam \FPMultiplier_8_23_400_Wrapper:test_inst__o_R_d1[30]⇠I .is_wysiwyg = "
true";
During the first compile the application wrapper was the top level design entity. When
the instrumented netlist is compiled it is instantiated within the RIPPL framework. The
placement and routing constraints have absolute identifiers which will not reference cor-
rectly during the compilation of the instrumented application and framework. The hierar-
chy must be modified to account for this, with the application circuit now being instantiated
from within BBTester:TST0|_wrap:OP_inst. The placement constraints accept a “∗”
wildcard and the routing requires the absolute path. An example is given in Listings 4.8.
Listing 4.8: An example of hierarchy correction of constraints in fpmult32.
# Routing constraint before hierarchy correction
signal_name = FPMultiplier_8_23_400_Wrapper:test_inst|FPMultiplier_8_23_400:
test|IntMultiplier_24_400:SignificandMultiplication|IntAdder_49_400:
Adder_final4_0|Add0⇠4 {
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LE_BUFFER:X40Y14S0I12;
R4:X37Y14S0I25;
LOCAL_INTERCONNECT:X39Y14S0I34;
dest = ( FPMultiplier_8_23_400_Wrapper:test_inst|FPMultiplier_8_23_400:
test|round⇠6, DATAC ), route_port = DATAA;
}
# Routing constraint after hierarchy correction
signal_name = BBTester:TST0|OP_wrap:OP_inst|FPMultiplier_8_23_400_Wrapper:
test_inst__FPMultiplier_8_23_400:test__IntMultiplier_24_400:
SignificandMultiplication__IntAdder_49_400:Adder_final4_0__Add0⇠4 {
LE_BUFFER:X40Y14S0I12;
R4:X37Y14S0I25;
LOCAL_INTERCONNECT:X39Y14S0I34;
dest = ( BBTester:TST0|OP_wrap:OP_inst|FPMultiplier_8_23_400_Wrapper:
test_inst__FPMultiplier_8_23_400:test__round⇠6, DATAC ), route_port
= DATAA;
}
# Placement constraint before hierarchy correction
set_location_assignment LCCOMB_X39_Y14_N0 -to "FPMultiplier_8_23_400_Wrapper:
test_inst__FPMultiplier_8_23_400:test__round⇠6"
# Placement constraint after hierarchy correction
set_location_assignment LCCOMB_X39_Y14_N0 -to "*FPMultiplier_8_23_400_Wrapper:
test_inst__FPMultiplier_8_23_400:test__round⇠6"
The instrumented circuit and associated constraints are now ready for the final compi-
lation which produces an instrumented bitstream. A QSF (op_wrap.qsf) is constructed
using ’BBTester’ as the top level and applying the placement and routing constraints.
Various optimisations are disabled in order to maintain the application circuit, these in-
clude “register duplication” and “beneficial skew optimisation”. A complete compile must
be executed due to the additional framework circuitry. The completed circuit is shown in
Figure 4.8, which shows the wrapped application circuit now surrounded by the RIPPL
framework.
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Figure 4.8: Structure of the application circuit, within RIPPL after SMI.
With this compile complete, the bitstream can be automatically programmed to a tar-
get FPGA and calibration executed. For the sake of simplicity, the measurements and
calibration are currently controlled by the host computer, using RIPPLs TCL interface,
but this could easily be migrated to run entirely on the FPGA. The calibration procedure
returns a file containing the calibration oﬀsets. Which are used for OSM when the FPGA
and application are commissioned.
4.4 Results
The functional set of benchmarks were automatically instrumented for OSM using SMI.
The resource utilisation and timing model frequency (fsta) for these benchmarks before
instrumentation is given in Table 4.1. The compiled circuits utilise embedded multipliers
and memory making them a realistic test for the OSM technique and SMI flow. The
“mirroring” mapping has been used as this allows shadowing of all register configurations,
making it the most generally applicable.
The following sections discuss the area and performance overheads incurred for instru-
mented these benchmark circuits for OSM.
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Table 4.1: Base resource utilisation for the benchmarks in the functional benchmark set.
Benchmark LUT Reg. Mem. (b) DSP fsta (MHz)
DCT 329 168 0 0 158.93
IIR 558 314 0 0 102.67
fpadd64 1524 908 222 0 142.31
fpexp32 648 388 18464 4 80.42
fpexp64 2683 1717 87975 44 84.80
fplog32 1486 1023 29116 18 97.52
fpmult32 226 185 0 8 143.04
Min 226 168 0 0 80.42
Mean 1065 672 19397 11 115.67
Max 2683 1717 87975 44 158.93
4.4.1 Area Overhead
The resource overhead of instrumenting with OSM depends on the circuit’s delay distribu-
tion and desired CDM coverage as described in Section 3.4. Table 4.2 shows the overhead
in terms of an increase in LUTs and registers for 5%, 10%, 15% and 20% CDM coverage.
The increase corresponds to two registers (shadow and discrepancy) and one LUT (for
comparison) for each RUM instrumented.
The area overhead of instrumentation starts oﬀ small with a mean increase of just 1.5%
LUTs and 4.9% registers. This increases with the CDM, reaching a mean increase of
6.3% LUTs and 20% registers for 20% CDM. Despite the majority of the circuits using
embedded blocks, these only present a problem in one case, fpadd64 at 20% CDM. Here
registers that require instrumenting fall within the Leading-Zero Counter (LZC) and shifter
logic which has been inferred into embedded memory. This is overcome by disabling the
automatic inference of the LZA/shifter into memory, so that it is implemented using soft-
logic resources instead. Doing so increase the base number of LUTs used by 109 (7%) and
registers by 218 (24%) but frees the 222 b of M9K embedded memory.
Excluded from these overhead counts are allowances for a measurement controller. The
design of the controller will depend on the host system. A basic implementation might
consist of:
• An additional output and clock routing from the existing clock generator.
• A measurement period counter to govern the duration of each phase step — 24 LEs.
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• A phase step counter — 8 LEs.
• A state machine — 4 LEs.
• A register to record the minimum slack — 8 LEs.
• Calibration oﬀset storage for each OSM sensor — 4 LEs per sensor.
The majority of this overhead remains constant, regardless of the number of RUMs, and
will be amortised in larger application circuits.
4.4.2 Timing Overhead
The additional management circuitry and forking near-critical paths to connect OSM sen-
sors has an impact on the timing performance of the application circuit. Table 4.3 shows
the fsta overhead for the addition of OSM to the application circuits. Since the flow is de-
signed to preserve the application’s placement and routing, the eﬀect on timing is limited.
Forking the signal generally results in a small increase in delay, impacting on the overall
model operating frequency, as it is not always possible to perfectly preserve the routing.
In some cases the addition of OSM can actually improve timing estimates as in the DCT
benchmark. Increasing the coverage should not have a significant impact on performance,
as this instruments increasingly less critical registers, however the increase in routing and
congestion does typically contribute to an overall reduction in fsta.
Removing the LZC/shifter from memory in the fpadd64 improves the performance of
the applications fsta slightly, from 142.31 MHz to 145.37 MHz (2.15%).
The timing impact of the additional fanout and loading introduced by instrumenting a
RUM has been quantified experimentally to establish the true impact of this if placement
and routing were perfectly maintained. Transition Probability was used to measure the
delay to a OSM instrumented register, then the sensor was detached using Quartus II’s
ChipEditor. Without the sensor, the delay to the register was 3.507 ns, which increased
to 3.516 ns when instrumented, a change of only 9.00 ps or 0.25%. The impact is likely to
be so small since in an FPGA, the routing, and hence the additional fanout and loading,
is already present.
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Table 4.3: Timing overheads for instrumenting the functional benchmarks for OSM with
coverages between 5% and 20% CDM.
Benchmark 5% CDM 10% CDM 15% CDM 20% CDM
 fsta(MHz)
DCT 8.74 (5.5%) 7.32 (4.6%) 6.36 (4.0%) 8.71 (5.5%)
IIR -0.07 (-0.07%) -0.94 (-0.92%) -2.01 (-1.96%) -2.01 (-1.96%)
fpadd64 -3.36 (-2.36%) -4.00 (-2.81%) -4.09 (-2.87%) 2.93 (2.1%)
fpexp32 -1.96 (-2.44%) -1.96 (-2.44%) -1.96 (-2.44%) -1.17 (-1.45%)
fpexp64 -0.16 (-0.19%) -1.81 (-2.13%) -2.46 (-2.90%) -0.55 (-0.65%)
fplog32 -0.04 (-0.04%) -1.04 (-1.07%) -0.02 (-0.02%) -0.02 (-0.02%)
fpmult32 -3.73 (-2.61%) -6.09 (-4.26%) -9.12 (-6.38%) -11.27 (-7.88%)
Min -3.73 (-2.61%) -6.09 (-4.26%) -9.12 (-6.38%) -11.27 (-7.88%)
Mean -0.08 - -1.22 - -1.90 - -0.48 -
Max 8.74 (5.5%) 7.32 (4.6%) 6.36 (4.0%) 8.71 (5.5%)
4.5 Future Work
4.5.1 Mapping to Adaptive Logic Modules
With the introduction of the Cyclone V family of devices in 2013, all FPGAs from the major
vendors (Xilinx and Altera) have moved away from the simple 4-LUT, including those at
at the low cost and low power end of the spectrum. The Cyclone V shares architectural
features with the Stratix family of devices, namely the Adaptive Logic Module (ALM).
Like Xilinx’s Slices these logic blocks feature a multitude of operating modes, including a
being able to implement a variety of LUT sizes.
A block diagram of the new ALM is shown in Figure 4.9. While the increase in operating
modes is likely to complicate the mapping of OSM to the ALM architecture, the abundance
of additional registers, which can be driven by a choice of three clocks (for each LAB), oﬀer
exciting opportunities for the placement of shadow registers within the ALM containing
the RUM. These registers have limited application (e.g. duplication to reduce loading
and simplify routing, synchronisation and packing from functions outside the ALM) so are
unused in the majority of cases and available to be employed as shadow registers. The
extra routing to these shadow registers would lie within the ALM, with more deterministic
delay which may reduced the necessity for calibration.
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Figure 1-6: ALM Connection Details for Cyclone V Devices
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Figure 4.9: Block diagram of the Cyclone V ALM from [5].
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4.5.2 Shadowing Embedded Memory
If the memory is being used as a RAM, with the same clock for reading and writing,
the block memory’s read-during-write behaviour can be exploited to shadow the memory,
similarly to [12]. With the read-during-write behaviour configured to “New Data”, data
loaded into memory is available at the output port on the rising edge of the same clock
cycle on which it was written. This allows the RAM to be treated as a register, where the
written data could be compared to that in a shadow register with a variable phase clock,
as is normal in OSM. In order for the written data to be presented on the read port, the
read-enable signal must be asserted during write, additionally, the OSM sensor must only
be enabled during writing operations.
4.5.3 Path Excitation
Path excitation (Section 3.5.3) allows vectors to be injected into the application circuit to
stimulate known critical paths. Doing so in an ASIC requires the addition of multiplexers
at some level of the circuit, which can incur a large performance and area overhead. When
OSM is applied to circuits on an FPGA, the FPGAs reconfigurability can be exploited,
modifying the circuit to isolate critical paths and provide access for vector injection, simi-
larly to the technique described in [69].
4.5.4 Razor
Razor-like timing error detection, inserted automatically into arbitrary circuits on FPGAs
using SMI [57] is currently being investigated. There has been some success detecting
timing errors and are developing novel methods to correct these, without the area and
performance overheads normally associated with Razor implementations.
4.6 Conclusion
This chapter has introduced SMI, a compile flow that can automatically insert OSM shadow
registers into arbitrary circuits, currently on the Altera Cyclone IV family of FPGAs. SMI
makes OSM almost as easy to use as scan-tests in VLSI circuits. The results demonstrated
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that the area overhead in hardware is manageable and performance cost minimal, both a
small price to pay for information provided.
This work opens opportunities for optimising FPGA designs for power and/or perfor-
mance, mitigating variation and degradation issues and the reliability of circuits.
With mappings for a wide selection of commercial FPGAs, perhaps provided by the
device vendors, SMI would be able to provide a turn-key approach to monitoring arbitrary
circuits implemented on FPGAs for temporal timing variation.
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5 Dynamic Voltage and Frequency Scaling
5.1 Introduction
In exploring OSM’s ability to track changes in timing slack due to variation in clock
frequency, supply voltage and external conditions such as temperature, it became apparent
that OSM would be ideally suited as a feedback measurement for closed-loop dynamic
voltage and frequency scaling (DVFS).
As process scaling continues, it is expected that delay variability will increase, both in
magnitude of the delay variation and the speed with which degradation occurs. OSM oﬀers
a solution to monitoring this in the future, but currently the eﬀect of is limited. DVFS
the “killer app” for OSM today.
DVFS promises to alleviate some of the operating margins required to guarantee safe
operation of circuits under the eﬀect of variation. This section discusses the use of OSM
for DVFS, to directly quantify the timing performance of circuits while they are operating.
By feeding this information back through a controller, the voltage and/or clock frequency
can be tuned in a closed-loop to optimise power eﬃciency, throughput or a combination.
This technique oﬀers an excellent trade-oﬀ between the degree of optimisation and imple-
mentation overhead, in terms of area and performance.
As variation increases with process scaling, operational timing margins will have to
grow in order to compensate. FPGAs are particularly aﬀected by large margins as their
function is not known during device manufacturing and may change during its lifetime.
The resources in the device may be used in any configuration and any combination of them
may fall on a critical path.
This chapter describes a low overhead, yet accurate, DVFS system for performance and
lifetime enhancement, a mechanism for calibrating and guardbanding to ensure safe and
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optimised operation and controllers for a variety of operating modes including maximising
throughput, power eﬃciency or a combination of the two and meeting interactive con-
straints, including power.
5.2 Background
Operational timing margins exist to ensure that a circuit continues to work across a range of
conditions that impact timing performance. These parameters are built into Static Timing
Analysis (STA) models and are inherently pessimistic, resulting in worst-case operation,
even in better than worst-case conditions. The dominant margins in a system are detailed
below:
Variation: STA must guarantee operation over all (or nearly all) possible delay variations
due to process variation, including inter-die, intra-die and stochastic. The average
device performs better than the STA model, but will not be able to exploit this.
Degradation: Temporal variation due to degradation must be included in STA models
to ensure correct operation over the whole device lifetime. This is wasteful when
a device is new, and cannot accommodate the non-deterministic nature of many
degradation mechanisms.
Temperature: Switching performance varies with temperature, typically deteriorating as
temperature rises. STA margins must assume the worst-case for this parameter.
Noise: Several stochastic eﬀects influence circuit timing on a cycle-to-cycle basis, these in-
clude thermal noise, crosstalk, power supply ripple and clock jitter. To ensure correct
operation STA must consider the possibility that all of these eﬀects are compounded.
While not strictly margins, other factors that have an impact on eﬃciency include:
Load: A system must be able to meet throughput and latency requirements under the
worst-case computational workload. If it runs under these assumptions with a varying
workload, there will be idle clock cycles and wasted energy.
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Data: The data delay experienced at a particular register depends on the transitions
that occur on all its input nodes. Usually only the slowest of these is considered,
the critical path. However, the critical path may not be exercised frequently and
the average delay may be significantly faster. It may even be impossible for some
physical paths to be exercised due to dependencies between their inputs.
The margins listed have diﬀering statistical properties and the gains to be made by
reducing them depend on the application. For example, a mission critical system with de-
vice must meed guaranteed timing specifications, so increasing the average throughput over
many varying devices is not of much use — the slowest must still meet the specifications.
Conversely, a data centre with may devices that share a workload could make significant
power savings and performance gains since it is the average eﬃciency and throughput of
the device that will determine the performance of the cluster as a whole.
5.2.1 Dynamic Voltage and Frequency Scaling
In normal use these margins result in large timing model safety guardbands, which in turn
require that the device be operated more conservatively than would be necessary in all but
the worst-case operating conditions. Timing models impose lower clock frequencies and
higher supply voltages are used to improve worst-case delay.
Ptotal = Pdynamic + Pstatic (5.1)
Ptotal = aCLV
2
DDf + IleakVDD (5.2)
The eﬀect of these increased supply voltages can be seen in Equations 5.1 and 5.2 [52],
where a is the circuit activity factor, f the operating frequency and Ileak the leakage
current. Dynamic power increases linearly with increasing frequency and quadratically
with increasing voltage, static power linearly with increasing voltage.
Binning or Speed Grading [17] is a static technique commonly used by integrated circuit
manufactures in an attempt to reduce the size of these margins. Individual or batches
of dies are characterised for timing performance at a range of voltages using one of the
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many delay measurement techniques. From these characterisation each die is allocated
to a bin/grade. The results of the characterisation are used to inform the timing model
in selecting operating frequencies and supply voltages for each bin/grade. Speed binning
allows for a reduction in margins covering inter-die process and voltage variation.
DVFS uses real-time information on operating parameters (e.g. temperature, or circuit
delay) to control the device’s voltage and/or frequency in an attempt to conserve power
(DVS) or increase throughput (DFS). This information is typically gleaned using techniques
described in Section 2.4 and implementations using these techniques are detailed as follows:
Lookup Table: STA is used to evaluate multiple timing corners for diﬀerent operating
voltages, and these voltage frequency pairs are stored in a lookup table. The fre-
quency can be varied to accommodate changes in load and the voltage scaled to
compensate. Adding a temperature sensor or ring oscillator allows for reduction of
the environmental margin. Lookup Table DVFS is the most commonly used com-
mercially, with examples including Intel’s x86 SpeedStep [55, 30] and others [63].
TDC: Time to Digital Circuits can be used to measure the performance of the die under
inter-die process and environmental variation and scale the voltage to accommodate
changes in delay. Since measurements are indirect some of these margins must be
still be included to account for discrepancies between the behaviour of the sensor
and application circuit. TEAtime [64] and [21] are examples of TDC used for DVS
in arbitrary circuits. [15] demonstrates the use of TDC for DVS of arbitrary circuits
on FPGAs, [45] DVS and [40] DVFS for a processor on FPGAs, and [41] DVFS in
processor.
TRC: TRC achieves as TDC above, but also allow for some of the margins protecting
against degradation to be reduced. [60] uses TRCs to perform DFS on a processor
pipeline and [22] which uses TRC for DVS on a processor.
Failure Prediction: There are a multitude of examples of failure prediction being used
for DVFS, including [13] where DVS scales a ARM processor and [46], which presents
a tool for automatically adding failure prediction to circuits on an FPGA and demon-
strates DVFS on an processor. Since the application circuit is being measured di-
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rectly, all process, environmental and temporal margins can be removed, leaving just
the margins required to avoid the introduction of timing errors due to noise. Since
failure prediction provides only a pass/fail indication it limits the control mechanisms
that can be used, making it diﬃcult to avoid oscillation in voltage and/or frequency.
Oscillation is detrimental to performance since there is a cost to changing the volt-
age (losses in the power supply) and frequency (clock stall while oscillator locks onto
new frequency) so it is preferable to do so only when required by a change in circuit
performance.
Razor: Both Razor [25] and RazorII [18] are DVS schemes for processors. Detecting
timing errors and controlling voltage to meet a constant error rate allows for the
eradication of all timing margins, including noise and worst-case data. Whilst it is
an attractive prospect it has not yet found commercial application due to the various
challenges in implementation. The non-deterministic nature makes it unsuitable for
DVS of the tightly-coupled, deterministic applications frequently implemented on
FPGAs.
The first reported example of Razor being mapped to FPGAs is [12], where it
is used to dynamically scale the voltage of a processor array. The Razor flip-flop
is mapped to a block memory where it is assumed that critical paths terminate.
This is an interesting application which shows promise, but is far from a generic
implementation of Razor that could be used with arbitrary circuits.
5.2.2 Summary
Measuring slack at the critical registers in the circuit directly, overcomes the inference
required by indirect measurement methods (temperature sensors, TDC and TRC), allowing
more timing margins to be reduced and improving the potential gains to be yielded in terms
of power consumption or throughput.
OSM fits between failure prediction and timing failure detection (e.g. Razor) in terms of
performance, implementational overhead and diﬃculty. It provides a full timing measure-
ment, rather than the pass/fail indication of failure prediction, allowing for more complex
control mechanisms to be implemented that converge more quickly and are stable under
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constant conditions. Razor introduces errors into the circuit, these errors must be cor-
rected, feeding the value from the shadow register back into the main path. Even in a
processor, where the necessary stall circuitry already exists, this is diﬃcult and expensive
to implement. In Razor there is also a risk of metastability in the main register of the
circuit, which could propagate. This is avoided in failure prediction and OSM where the
timing of the main paths of the circuit are unaltered.
A comparison of various DVFS methods, including OSM, and the margins which they can
reduce is shown in Table 5.1. OSM achieves most of the benefits of Razor and asynchronous
circuits, except for the fast and stochastic noise and data dependence. These cannot be
measured with OSM as they are a cycle-by-cycle eﬀect which will not be accounted for as
discrepancies are accumulated over many clock cycles.
Table 5.1: A summary of DVFS methods, including OSM, and the operating margins that
they can reduce
Method Load Inter-Die Intra-Die Deg. Temp. Noise DataVar. Var.
Lookup Table 3
Char. 3 3
TDC 3 3 3
TRC 3 3 3 3
Failure Prediction 3 3 3 3 3
Razor 3 3 3 3 3 3 3
OSM 3 3 3 3 3
5.2.3 Life Extension through DVS
An interesting application of DVS is to increase the lifespan of a device. This is illustrated
in the simulation results of NBTI degradation in Figure 5.1, based upon degradation models
from [59], which was conducted by Dr. Edward Stott. The simulation assumes that there
must be a certain headroom of supply voltage VDD over threshold voltage Vth for the circuit
to meet timing requirements. Normally, a static VDD would include a guardband to allow
for a decrease in Vth (pMOS is aﬀected by NBTI: Vth is negative) over the lifespan of the
product. Once this guardband is eroded, the device fails.
With DVS this guardband is not necessary. Instead, VDD is gradually increased to follow
the change in Vth via timing slack measurements. This means that VDD is lower when the
120
−0.9
−0.8
−0.7
−0.6
V t
h
 
 
Static VDD
Dynamic VDD
1.1
1.2
1.3
1.4
V D
D
105 106 107 108 109
−0.1
0
0.1 4.2× lifespan increase
V t
h s
lac
k
Age (seconds)
Figure 5.1: DVS can be used to extend lifespan by scaling VDD to match changes in Vth
due to degradation.
device is new, which reduces the rate of degradation. VDD can also be scaled a certain
amount above the normal supply voltage Vnom, allowing operation to continue even when
the degraded Vth would normally mean timing failure. In this simulation a 4.2⇥ increase
in lifespan is forecast based on the point where Vth headroom is exhausted.
5.3 Dynamic Voltage and Frequency Scaling using OSM
This section describes dynamic voltage and frequency scaling using closed-loop control of
timing slack measured with OSM.
5.3.1 Slack Measurement
Using slack measurement for DVFS, rather than general purpose measurement, necessitates
some modification that is detailed in the following sections.
Measurement Resolution
The resolution of online slack measurement aﬀects the ability to ensure that circuit remains
timing safe. If a slack of 50 ps were reported, with a resolution of ±100 ps, the circuit may
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Table 5.2: Resolution intervals for conservative slack measurement
Qty. Derivation Interval
Calibration
tsS,i From di(t ) [  t (fcal),+0]
tdS,i 1/fcal   tsS,i [ 0,+ t (fcal)]
tdR,i fclk sweep [  tcal,+0]
tRS,i tdR,i   tdS,i [ ( tcal + t (fcal)),+0]
Measurement
tsS,i From di(t ) [ 0,+ t (fclk)]
tsR,i tsS,i   tRS,i [ 0,+( t (fclk) + tcal + t (fcal))]
not be meeting timing and be safe from errors. The main limitation to the resolution of
slack measurement arises from the size of a phase step  t (fclk). This is determined by
the FPGAs implementation of the PLL clock generation hardware, and its configuration
to produce an operating frequency. The accuracy of the shadow path oﬀset calibration
must also be considered, this is dependent on  t (fcal).
Measurement and calibration can be altered so that they are conservative, ensuring that
the actual slack is always greater than or equal to the measured slack. This is achieved by
taking the lower or upper bounds for tsS,i, as appropriate for measurement and calibration,
rather than the midpoint. In measurement, the lower slack bound is used, setting tsS,i to
be the lowest t  for which di(t ) = 0. As such, tsS,i is less than or equal to the true slack.
The calibration oﬀset, tRS,i, is subtracted to find tsR,i. In order to preserve this accuracy
range, tRS,i should be greater than or equal to the true oﬀset. During calibration tsS,i is
set to the upper slack bound, corresponding to the lowest t  for which di(t ) > 0 and
the upper bound is used for tdR,i. This results in the possibility that tsR,i may be up to
 t (f) + tcal + t (fcal) less than the exact slack, but never greater.
An updated interval analysis for conservative slack measurement as used with DVFS is
given in Table 5.2.
Calibration
The calibration oﬀset tRS,i is aﬀected by variation as previously discussed. While the
impact of temperature changes and degradation is small, voltage has been shown to have a
significant eﬀect (Figure 3.19). When OSM is used for DVS and DVFS, calibration must be
conducted at a range of voltage nodes and tRS,i interpolated for the current VDD. Since the
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relationship between tRS,i and VDD is concave, a linear interpolation will underestimate
tRS,i and thus overestimate tsR,i. For reasons discussed in the previous section, this is
unacceptable, so measurements must be conducted at at least three voltage nodes and
higher-order interpolation used. The calibration algorithm now has an outer voltage loop
as shown in Algorithm 2.
Algorithm 2 Shadow register delay oﬀset calibration for DVFS
for V  Vnom to Vmin do
for all i 2 {RUMs} do
fclk  fcal
measure tsS,i
tdS,i  1/fcal   tsS,i
measure fmax
fclk  0.95fmax
done FALSE
repeat
set PLL frequency f
measure di(t ) for 0  t  < 1/f
if 0 2 di(t ) then
tdR,i  1/f
else
done TRUE
end if
f  11/f  tcal
until done
tRS,i(V ) tdR,i   tdS,i
end for
end for
5.3.2 Guardbanding
Without any fault tolerance or correction, it is important that the system does not scale
voltage or frequency to the point where timing errors are introduced. In Section 5.3.1,
OSM for DVFS is analysed, demonstrating that the actual slack during a measurement
is greater than or equal to the measured slack. However, slack thresholds for voltage and
frequency scaling must still include a guardband to allow for timing fluctuations that vary
faster than can be measured. The guardband must be set so that if violated, the condition
is detected and corrected (by adjusting voltage or frequency) before the remaining timing
slack is eroded and timing failure results.
Two sources of timing fluctuations for guardbanding purposes are considered. Stochastic
eﬀects are uncorrelated and include phenomena such as power supply ripple, clock jitter
and noise. Drift eﬀects are longer term and include external temperature variation and
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degradation.
The guardband calculation is:
tG =
X
m
am +
X
n
bn(tM + tL)
tG is the guardband, tM is the measurement latency and tL is the control latency. am
are the stochastic timing fluctuations, expressed as peak-to-peak variation in critical path
delay, and bn are the timing drifts, expressed as a maximum change in critical path delay
per unit time. bn are multiplied by the sum of the measurement and control latencies
to obtain the maximum change in delay that could occur during the period the system
needs to measure and respond to a guardband violation. All the timing fluctuation terms
are summed to calculate the guardband. If any fluctuation parameter is dependent on
frequency or voltage then its maximum value is taken over the operating range. During
operation, the controller takes action if overall timing slack falls below the guardband slack.
Hence, a slack deficit occurs when tsC < tG.
It is important to allow for data variation. Since timing slack measurement relies on
normal operating inputs to stimulate paths, it cannot be guaranteed that the most crit-
ical paths are always stimulated. The guardband can account for this in two ways. The
measurement latency, tM, can be set to a period during which critical path excitation can
be reasonably expected; this could be millions of clock cycles. Alternatively, an extra
stochastic fluctuation factor (am) can be introduced that represents the maximum diﬀer-
ence between the measured and true slack of a critical path. As indicated in Section 3.5.3,
the critical paths in certain circuits may be excited only incredibly rarely; the potential
techniques discussed in Section 3.6.1 may oﬀ solutions to this.
The guardband required could be generated by device vendors, based on the timing
margins used for unscaled operation. Providing separate am and bn parameters would
allow the designer to compute the combined guardband according to the measurement and
control latency used. Alternatively, characterisation of the application circuit across its
corners can help inform the magnitude of am and bn, and hence the size of guardband
required.
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The performance cost incurred by this guardband is explored experimentally in Sec-
tion 5.5.3.
5.3.3 Hysteresis
The guardband defines when the circuit is running with too little slack, the lower threshold
in the control regime. An upper threshold is required above which there is suﬃcient slack
to safely reduce voltage or increase clock frequency. A hysteresis band is needed so that an
adjustment does not immediately cause a guardband violation, thus resulting in constant
oscillation between slack deficit and surplus. For voltage scaling the hysteresis band is
defined for as:
tH = max( tclk, VDD
dtsC
dV
)
Where tH is the hysteresis,  tclk is the period increment for frequency scaling,  VDD is
the voltage increment for voltage scaling and dtsCdV is the maximum sensitivity of delay to
voltage. In operation, there is a slack surplus when tsC > tG + tH
Hysteresis must also take into account the accuracy of slack measurements. If while op-
erating optimally, between the guardband and hysteresis threshold, a measurement were
to underestimate the amount of slack, indicating that there was a deficit, the controller
would increase the voltage or decease frequency to achieve safe operation. With an in-
suﬃciently large hysteresis threshold a surplus state could result, initiating scaling in the
opposite direction and oscillation. Since the measurement accuracy is biased so as to not
overestimate the amount of slack, the hysteresis threshold becomes:
tH = max( tclk, VDD
dtsC
dV
) + t (fclk)
Hysteresis is also used in power constrained DVFS to avoid oscillation between slack and
power surplus states. Power hysteresis, PH, is chosen such that when a system is using
“optimal” power (P = Pset), a single step of voltage or frequency made to optimise timing
slack will not result in a power surplus (P < Pset   PH). PH depends on  tclk and  VDD,
plus characterised sensitivities of power to delay and power to voltage:
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PH = max( tclk
dP
dtclk
, VDD
dP
dV
) + t (fclk)
More sophisticated control mechanisms may be able to achieve oscillation free operation
without the need for a hysteresis guardband, but the simple ad hoc controller described
herein as a proof of concept still attains significant improvements.
5.3.4 Control Algorithm
The general form of the DVFS system is illustrated in Figure 5.2. The state of the appli-
cation circuit, its slack and/or power, is continually measured and compared to a setpoint,
with adjustments made as necessary. The controller can operate in one of three modes,
depending on whether an external constraint is given for voltage, throughput or power.
The modes are listed in Table 5.3 with their optimisation objectives and control actions.
Controller PSU &Clock Gen.
Application
Circut
OSM
Setpoint
Process Variation,
Temperature, Ageing etc.
Figure 5.2: Block diagram of DVFS controller
Three forms of controller have been designed for diﬀerent applications, they are: stati-
cally constrained, dynamically constrained and power constrained.
Table 5.3: The system can be controlled in one of three modes, depending on which pa-
rameter is constrained
Mode Constraint Goal Scaling
DVS Throughput Min. Power Voltage
DFS Voltage Max. Throughput Frequency
DVFS Power Max. Throughput Frequency and Voltage
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Statically Constrained
The most simple controller optimises operation under static constraints. Either voltage
or frequency are fixed, typically at the nominal voltage or timing model frequency. If
the frequency is fixed, the voltage is reduced until the timing slack reaches a minimum
safe level, resulting in a minimum power consumption for the required throughput. With
voltage fixed the frequency adjusted achieving a maximum throughput. Power eﬃciency or
throughput are maximised by removing most of the timing margin. Voltage or frequency is
adjusted to track any changes in circuit timing from sources such as temperature variation
or degradation.
inc.
VDD
measure
tsc
dec.
VDD
deficit
optimal
surplus
Figure 5.3: State diagram for dynamic voltage scaling with static throughput constraint
The statically constrained controller is a simple stepping algorithm, shown in Figure 5.3
for DVS mode. Timing slack for the application circuit (tsC) is monitored on a continual
basis. Voltage is increased (or frequency decreased) on detection of a slack deficit. Surplus
slack is removed by reducing the voltage (or increasing frequency). In the case of DVS,
hard limits are imposed on the minimum and maximum voltage, to ensure the FPGA
remains functional and isn’t damaged.
Dynamically Constrained
Systems with a number of voltage-throughput operating points commonly use traditional
STA lookup based DVFS. As computational workload varies, voltage and frequency are
scaled in tandem to reduce power consumption. In this implementation, voltage or fre-
quency is set according to a system constraint, while the other parameter is scaled freely
to optimise timing slack.
Dynamic constraints may change frequently, too quickly for the stepping controller to
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Figure 5.4: State diagram for dynamic voltage scaling with dynamic throughput constraint
track eﬀectively. The ordering in which parameters are set is also important, e.g. if volt-
age is reduced, clock frequency must first be lowered to a safe level. To address this, the
controller uses a table to make coarse changes to voltage and frequency, then making fine
adjustments based on slack measurements. The table is generated from oﬄine characteri-
sation over the expected operating corners, with a suitable guardband added to allow for
potential inaccuracies, such as degradation. This table could be updated during run-time
with data from slack measurements.
The dynamically constrained DVS controller is shown in Figure 5.4. tsC is measured and
responded to as with the statically constrained controller. When a frequency constraint
(fset) is changed, the lookup table is consulted for the associated near-optimal voltage and
the circuit configured in a specific order; frequency first when the frequency decreases and
voltage first when the frequency increases.
Power Constrained
DVFS can be used to make a system operate with maximum throughput, within a power
envelope. This can be achieved to some extent using a model or table that estimates power
from voltage and frequency parameters, but inaccuracy arises due to power’s dependence
on data and other factors. Table 5.4 details the eﬀect on slack and power with changes to
voltage and frequency variables. Power rises and falls proportionally with both voltage and
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frequency, but crucially slack responds in opposing directions. This allows a closed-loop
controller to freely adjust both frequency and voltage in order to meet a power constraint.
Table 5.4: Control variables and responses for power constrained DVFS
Variable Action Slack Resp. Power Resp.
Voltage " " "# # #
Frequency " # "# " #
The power constrained controller is illustrated in Figure 5.5. As with the other dynami-
cally constrained controller modes, continuous measurements of tsC are made, and changes
in power constraint are made using a table lookup. The power constraint Pset is used to
index a voltage and frequency pair which provide a power close to, but less than Pset and
a guaranteed safe timing slack.
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P
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surplus optimal/surplus
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P
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optimal
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surplus
Figure 5.5: State diagram for dynamic voltage and frequency scaling with dynamic power
constraint
The controller for power constrained operation is more complex than the other dynami-
cally constrained modes. Power measurements as well as tsC must be considered and with
voltage and frequency unconstrained there is an additional output parameter to control.
Control adjustments are made to eliminate any surplus or deficit in one input variable
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without tending the other towards deficit. For example, if tsC is optimal and P is in
deficit, then fclk will be reduced as this will reduce power consumption, without reducing
tsC. Conversely, if tsC is optimal and P is in surplus, VDD will be increased. The eﬀect of
the two outputs outputs are opposing, with VDD aﬀecting tsC and P in the same direction,
and fclk aﬀecting them in opposite directions.
5.4 Experiment
The “functional” set of benchmark circuits was used to investigate the eﬀectiveness of DVFS
using OSM. The circuits were instrumented automatically with a CDM of 10% using SMI.
Experiments were conducted using RIPPL, which facilitates interfacing with the slack
measurement circuitry, controlling clock frequency and core voltage, varying the FPGA’s
package temperature and provides the ability to accurately measure power consumption.
The benchmark circuits were fed with pseudo-random uniform input stimuli from an
LFSR, which is free running during the period of the measurements. Each phase was
measured over 200 million clock cycles (tuned empirically) to provide a high probability of
critical path excitation. At a 150 MHz operating frequency this corresponds to 1.33 s and
with a maximum resolution PLL configuration achieving a 70 step phase sweep, the total
measurement latency is around 95 s.
The DVFS controller was implemented as a TCL script that integrates with RIPPL,
constantly monitoring slack at the instrumented registers in the circuit and reacting, as
described in Section 5.3.4, with voltage and/or frequency steps as appropriate. Temper-
ature profiles and dynamic constraints can be applied independently and the response
observed.
Experiments were conducted as per Section 3.3. The FPGA is able to operate down to
0.9 V from the nominal 1.2 V. Below this, failure of the power-on reset, configuration and
PLL circuitry prevents operation. The core voltage has not exceeded nominal during these
experiments so to avoid excessive degradation and potential damage.
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5.4.1 Characterisation
A series of experiments were conducted, profiling benchmark circuits under a range of con-
ditions in order to establish suitable parameters for the guardband, hysteresis and step size
required by the closed-loop DVFS controller. Delay measurements were performed using
oﬄine frequency-sweep techniques in order to give the greatest measurement accuracy, and
power measurements using the core voltage sourcing PSU.
0.9 0.95 1 1.05 1.1 1.15
4
5
6
7
8
9
10
Voltage (V)
De
lay
 (n
s)
(a) Voltage
0 10 20 30 40 50 60 70 80
4.7
4.8
4.9
5
5.1
5.2
Temperature (°C)
De
lay
 (n
s)
(b) Temperature
Figure 5.6: The eﬀect of voltage and temperature variation on critical path delay in
fpmult32.
The impact of voltage variation on delay is explored in Figure 5.6a. The voltage is varied
between nominal of 1.2 V and 0.9 V, the lowest voltage at which the FPGA functions
reliably, and with the circuit clocked at fsta. Across this range the delay varies by 4.47
ns, with a maximum increase in delay of 92.74%. The package temperature was varied
across the device corners and delay measured, the results of which is shown in Figure 5.6b.
Temperature has a weaker eﬀect on delay, with an overall increase of 279 ps from 0  C to
85  C (5.9%).
Both operating voltage and frequency exhibit a strong eﬀect on power consumption.
Voltage and power have a quadratic relationship, with power quickly falling oﬀ as voltage
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Figure 5.7: The eﬀect of voltage and frequency variation on power consumption in
fpmult32.
is reduced (Figure 5.7a). Reducing core voltage from 1.2 V to 0.9 V decreases power by
65.36 mW (45.26%). The response to voltage variation is more linear. Figure 5.7b shows
the power consumption as the operating frequency is lowered from the timing model fre-
quency (fsta) of 137.93 MHz to 104.06 MHz, resulting in a power reduction of 33.28 mW
(24.09%). The noise superimposed on this measurement is due to the PLL voltage con-
trolled oscillator, which can produce a significant power variation when producing similar
output frequencies and contributes to ±3 mW of the overall power consumption.
5.4.2 Guardband, Step Size and Hysteresis
Since device vendors do not currently provide the necessary timing margin information re-
quired to establish reasonable values for these parameters, these had to be derived through
characterisation and empirical tuning of parameters during runtime.
Guardband: The guardband takes into account stochastic and drift eﬀects in order to
provide an assurance of safe operation under varying parameters. The impact of the
stochastic noise eﬀects is diﬃcult to quantify, but clock jitter in Cyclone architecture
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devices has been characterised to have a magnitude of the order of 80 ps [69]. Drift
eﬀects include degradation, which is negligible over the measurement and control
latency timeframes and temperature. The eﬀect of temperature on delay across the
device corners is linear, with a variation of approximately 3.12 ps/ C. A guardband
of 150 ps has been selected for these experiments, which provides suﬃcient coverage
for the stochastic variation and a temperature fluctuation of over 20  C during each
measurement and control cycle.
Step Size: When the controller makes voltage or frequency steps, it is desirable that they
result in a measurable change in slack. The slack measurement resolution in this
Cyclone IV implementation varies between 96.15 ps and 208.33 ps depending on
PLL parameters. During frequency scaling, a frequency step directly corresponding
to this range can be made. Voltage scaling is more complex as voltage changes cause
non-linear changes in slack. At the extreme (stepping down from nominal voltage)
the slack measurement resolutions corresponds to a voltage step of between 19 mV
and 31 mV. Elsewhere in the voltage range this step will produce a smaller response.
The experiments conducted use a frequency step equivalent to a change in clock
period of 75 ps, and a voltage step size of 5 mV. These result in changes slightly
smaller than the measurement resolution, so several steps may occur before a change
in slack is detected.
Hysteresis: The slack hysteresis threshold depends on the variation in slack due to fre-
quency or voltage steps, and the measurement resolution. Combined these require
a hysteresis of between 192.30 ps and 417.66 ps, depending on PLL configuration
and step size decisions. Experimentation has shown that oscillation free operation
can be achieved with a smaller threshold, in part due to the fact that a number of
near-critical paths with similar delay are being measured, reducing the impact of
measurement resolution. In the DVFS experiments a hysteresis threshold of 100 ps
has been used for DVS and DFS operation, and 200 ps for power constrained DVFS,
which is compounded by the additional parameters.
Power Threshold: Power constrained DVFS requires an addition threshold, defining the
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optimal region for power. This depends on the voltage or frequency eﬀect on power
and any associated noise. The power response to frequency is linear, with a 96.15
ps step resulting in a change in 5.0 mW, and a 208.33 ps step 10.6 mW. A 1.1 mW
hysteresis band is suﬃcient for the 75 ps step used in the experiments. The impact
on voltage varies, with a maximum variation of 5.1 mW for a 19 mV step and 8.1
mW for 31 mV. The 5 mV step used for these scaling experiments corresponds to a
maximum variation in power of 1.4 mW. The voltage controlled oscillator induced
noise must also be taken into account, requiring that the hysteresis is increased by 6
mW to 7.4 mW.
The theoretical parameters and those established by empirical tuning and used for the
experiments which follow are shown in Table 5.5.
Table 5.5: Theoretical and empirically tuned controller parameters
Parameter Theoretical TunedDVS/DFS DVFS
Guardband 150 ps 150 ps 150 ps
Step Size 19 mV/96.15 ps 5 mV/75 ps 5 mV/75 ps
Slack Hysteresis 192.30 ps 100 ps 150 ps
Power Hysteresis 7.5 mW - 7.5 mW
5.4.3 Adaptive Scaling Lookup
The lookup table used to accelerate the adaptive operating modes requires experimental
measurements of circuit delay and power consumption over a range of voltage nodes for each
circuit. The table consists of voltage, delay and power values, with power measurements
made at a frequency corresponding to the reciprocal of the circuit delay. This table can be
constructed from data produced during the calibration process, thus requiring no additional
measurements. Calibration measures the delay of the RUMs in the circuit (tdR,i) at three
voltage nodes, using an oﬄine frequency sweep, taking the maximum of these delays gives
the overall circuit delay. Performing a current measurement during the sweep provides all
of the necessary data, from which the table can be interpolated.
The table does not need to be accurate, since fine tuning is conducted by the controller,
but must be conservative, so that the circuit operates safety with a surplus of slack, and
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Figure 5.8: Adaptive lookup for diﬀerent operating modes
where applicable power, when values from the table are used. A linear interpolation of
the required values from the measured parameters is conservative for all of the required
parameters. Voltage and delay have a concave increasing relationship: interpolating a delay
for a given voltage overestimates the delay and so underestimates the maximum operating
frequency, interpolating a voltage for a delay overestimates the voltage, both conservative.
Voltage and power (with circuit clocked at fmax) is convex increasing: linear interpolation
of voltage from power underestimates the voltage, resulting in a power level less than or
equal to the specified.
A safety margin must be applied to the values interpolated from the table, to take into
account any variation since the production of the table. This is applied to the clock period
or power, allowing it to map directly. The process for lookup and margining of the diﬀerent
parameters is shown in Figure 5.8. The DVFS experiments use a period safety margin of
400 ps and a power safety margin of 20 mW.
5.5 Results
The overhead for the benchmark circuits is as per Section 4.4, no additional circuitry is
used as the controller is implemented in software on the tethered host machine for ease
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of experimentation. The controller was configured with parameters deduced through the
characterisation. The following sections detail the results for the various operating modes.
5.5.1 Voltage and Frequency Scaling
Closed-loop DVFS with online timing slack measurement promises to reduce the overheads
associated with timing model margins. Figure 5.9 and 5.10 show how throughput and power
respectively can be improved using the proposed technique. Figure 5.10 demonstrates
DFS, with the core voltage fixed at the nominal (Vnom) 1.2 V assumed by the timing
model, and clock frequency is scaled to optimise timing slack. Throughputs from the
circuit operating at timing model frequency (fsta) are compared to throughputs under
DFS at two temperature nodes. For this particular device, there is a substantial increase
in throughput for all benchmarks. Delay is slightly lower at 27  C than 85  C and the
DFS controller is able to adapt to this, running at a higher frequency and thus achieving
an increased throughput.
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Figure 5.9: Throughput comparison between nominal and DFS. Benchmarks achieve a
mean improvement of 38.9% at 27  C and 30.7% at 85 C
Figure 5.10 demonstrates the corresponding data in DVS mode, with the clock fixed at
the fsta of the original uninstrumented circuit and the voltage scaled to optimise timing
slack. The chart displayed the power consumption of benchmarks at Vnom core supply
and dynamically scaled voltage. There are significant reductions in power using DVS.
Like throughput, the power scales with temperature. Some correlation would be expected
anyway, due to leakage current, but the eﬀect is significantly amplified by voltage scaling.
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Figure 5.10: Operating power comparison between nominal and DVS. Benchmarks achieves
a mean improvement of 33.5% at 27  C and 24.9% at 85 C
5.5.2 Adaptive Scaling
In this section, the ability of the controllers to adapt to changing external conditions is
tested. The static-throughput DVS controller is configured to the timing model frequency
fsta and voltage adjusted to optimise timing slack. Figure 5.11 shows the transient response
of the system to changing temperature. The FPGA package’s temperature is ramped up
and down over the full specified operating range according to an external schedule. The
temperature’s rate of change is configured to 0.1 C/second, faster than would occur due to
a change in environmental temperature in normal operating conditions. As temperature
increases, timing slack tsC drops below the guardband. The controller responds immedi-
ately, increasing the voltage and restoring slack. The reverse occurs when temperature is
dropped, slack increases and voltage is reduced. The controller would respond in a similar
way to degradation, which manifests as a variation in circuit delay, observable as a change
in slack, compensated for by adjusting core voltage.
Systems with a dynamic voltage and throughput constraint are examined next. Fig-
ure 5.12 illustrates a system responding to a changing throughput constraint. The DVFS
controller consults a table to set the voltage to a conservative level and slack measurements
are then used to back oﬀ the voltage until optimal timing is achieved, consequently mini-
mal power is used to meet each throughput requirement. Figure 5.13 shows the converse
system where voltage is set according to an external schedule. Frequency is set to the
safe value from the lookup table increased according to slack measurements to achieve a
maximum throughput while achieving the timing slack guardband.
Dynamic power constrained, the most complex DVFS controller is demonstrated in Fig-
137
0
27
85
Te
m
p.
 (°C
)
0
200
400
t sC
 (p
s)
tG=150ps
tG+tH=250ps
0.99
1
1.01
1.02
V D
D (
V)
0 1000 2000 3000 4000
160
170
180
190
P 
(m
W
)
Time(s)
Figure 5.11: Transient response to temperature fluctuation in DVS with fpmult32 at
27 C
100
120
140
160
180
200
f se
t (M
Hz
)
0
200
400
600
t sC
 (p
s)
tG=150ps
tG+tH=250ps
0.9
1
1.1
1.2
V D
D (
V)
0 200 400 600 800
60
80
100
120
140
160
P 
(m
W
)
Time(s)
Figure 5.12: Transient response to throughput requirements in DVFS with fpmult32 at
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Figure 5.13: Transient response to voltage requirements in DVFS with fpmult32 at 27 C
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ure 5.14. Like the previous modes, an external constraint, power, is set according to an
arbitrary schedule. At each power request the table is consulted to find a safe voltage and
frequency operating point. The control process in Figure 5.5 is followed with the input
parameters adjusted to maximise throughput while respecting the timing slack guardband
and power constraint.
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Figure 5.14: Transient response to power requirements in DVFS with fpmult32
5.5.3 Guardband Cost
The requirement to impose a guardband in order to avoid the occurrence of timing faults
due to rapid changes in delay results in dynamically scaled circuits operating conservatively.
While this conservativeness is small as compared to that require for circuits without any
DVFS, there is a performance cost nonetheless. In DFS, the eﬀect of the guardband is a
reduction in operating frequency as compared to the optimum configuration of the circuit,
operating at the cusp of timing failure (fmax). The reduction is equivalent to reducing this
fmax by an amount equivalent to a guardband sized increase in clock period.
The eﬀect of the guardband on power consumption in DVS circuits is more complex
due to the non-linear relationships between the increase in voltage required to achieve
the guardband and the increase in power due to elevated voltage. This is explored in
Figure 5.15, where the power reductions achieved by DVS of fpadd64 are given for a
variety of guardbands. With a 0 ps guardband (circuit operating just before the point of
first failure), the power saving is 49.0%. Introducing a 75 ps guardband results in a saving
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Figure 5.15: Power reduction over nominal circuit operation with DVS of fpadd64 for a
variety of guardbands at 27  C.
of 48.1%, an increase of 1.7% over operating the circuit with optimum parameters. Further
increasing the guardband to 150 ps, as used in these experiments reduces the power saving
to 47.2%, 3.4% greater than optimum operation. A 300 ps guardband reduces overall
power by 7.1%, but requires 3.5% more power than optimal operation. Both of these
trends are quadratic with most of the benefit of optimum operation achieved despite a
small guardband, and a large guardband having a significant cost.
5.6 Practical Implementation
Clock generation is already provided by on board PLLs, for the purpose of these exper-
iments the PLL is reconfigured each time a new frequency is required, which stalls the
system until the voltage controlled oscillator locks onto the new frequency. It is possi-
ble to pre-select the new frequency on a diﬀerent PLL and use one of the FPGA’s clock
multiplexers to seamlessly switch between the two clocks in a single cycle.
Only the core supply to the FPGA is varied. This powers soft-logic, DSPs and BRAM,
leaving clock management and I/O unaﬀected. While the experiments presented here
have used external power supply equipment, the hardware required to implement DVFS is
already available on some of the new high-performance FPGA reference boards containing
Altera Stratix and Xilinx Virtex and Zynq devices. These boards use power supplies
compatible with the PMBus protocol, which allows the FPGA to vary supply voltage for
each of the input rails and measure power over an I2C bus.
A standard power supply can be modified to allow FPGA control by replacing the
voltage feedback resistor with a digital potentiometer. An example of this power supply
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Figure 5.16: Stand-alone power supply with digital potentiometer allowing FPGA self-
control of core voltage.
configuration is shown in Figure 5.16, here the power supply on a Terasic DE0 has been
replaced with an auxiliary variable supply allowing the FPGA control over its core voltage.
Including a current sense resistor and ADC allows the FPGA to measure its own power
consumption. The inclusion of these few components to the FPGA board allows all of the
DVFS techniques to be conducted at a small additional hardware cost.
The measurement latency can be reduced significantly by measuring at some, rather
than all, of the phase steps. The full timing information can be found by measuring at
each phase step until all of the shadow registers have detected a discrepancy. Another
option is to measure just the phases of interest, limiting the sweep to a range of slacks
around operating region. A subsequent implementation of the measurement and controller
using this technique has reduced measurement latency to less than 20 s.
Alternatively, measurement can be configured like a two level failure prediction, mea-
suring slack at the guardband and hysteresis thresholds. The diﬀerent calibration oﬀsets
complicate this, requiring that more than just two phase leads are used. This is suﬃcient
for the simple stepping controller described here, but since only a pass/fail indication is
provided at the two levels, it does not allow for a more sophisticated control method, which
takes into account how far the control variable is from a setpoint.
5.7 Future Work
All of the DVFS control modes demonstrate that DVS using OSM is able to safely max-
imise throughput or power eﬃciency under changing external conditions and operating
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constraints. Despite using a lookup table to accelerate large steps in operating points, the
controller can still take some time to converge on an optimum configuration. A reduction
in measurement latency as described above would allow for more steps to be made in the
same period of time, accelerating convergence. The primary focus of future work is to
utilise a more advanced control technique that would reach optimal operation in fewer
cycles.
5.8 Conclusion
In this chapter, dynamic voltage and frequency scaling using online slack measurement in
FPGAs has been demonstrated. This method can better reduce operating margins than
scaling techniques that rely on static timing analysis or inferring circuit performance using
timing inference circuits (e.g. TDC or TRC), yet it requires a far smaller overhead than
more intrusive methods like Razor and asynchronous design.
Techniques for guardbanding the slack measurements to ensure safe operation have been
shown, and controllers that use timing information feedback to improve circuit throughput
or eﬃciency developed. This DVFS system has a range of applications including power
eﬃciency improvement, lifespan extension and system level dynamic operating constraints.
The method has been demonstrated on a number of benchmark circuits, running an
a Altera Cyclone IV FPGA. Statically constrained DVS and DFS show the potential to
yield significant improvements in power and throughput respectively, even at worst-case
temperature corners. It is expected that even greater improvements would be achieved
on devices using a smaller, high-performance process. The controllers can also adapt
to changes in voltage or throughput constraints and achieve optimised operation under
varying workload conditions. A more advanced system, power-constrained DVFS, provides
optimised operation within a defined and variable power envelope by scaling both the
voltage and frequency.
DVFS using OSM added by automatically with SMI is an almost turn-key approach to
DVFS on FPGAs. It takes in a hardware description of an application circuit and outputs
an instrumented and calibrated bitstream, with bindings to a voltage and frequency scaling
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framework, with diﬀerent controller modes oﬀering a solution to most dynamic scaling
requirements. It oﬀers a comprehensive solution for dynamic scaling of arbitrary circuits
on FPGAs with indicative improvements 25% to 40% as a reduction in power consumption
or increased throughput.
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6 Conclusions
The ability to determine the “health” of an operating circuit opens up the possibility for
significant improvements in a variety of areas including reliability, power consumption and
timing performance.
This thesis has described a novel online timing slack measurement technique, capable of
accurately measuring the timing slack at selected registers in a circuit, without aﬀecting
the circuit’s functionality. A calibration method improves absolute accuracy and frequency
dithering of the clock facilitates resolution improvement. A method for selecting what
registers in the circuit need to be instrumented has been described, and how the delay
distribution of diﬀerent circuits aﬀects the overhead of instrumentation explored.
This measurement is capable of detecting delay variation due to process, environmental
and temporal variation, which is confirmed through a series of experiments.
Continually measuring slack allows for the “health” of a circuit to be monitored through-
out its life, tracking variations in delay and enabling triggering of pre-emptive action or
warning of impending timing failure.
The necessary circuitry to perform the measurements can be added to arbitrary circuits
implemented on FPGAs (currently Altera Cyclone family) using the Slack Measurement
Insertion compile flow. This makes using the OSM method almost as easy as scan-tests
used for VLSI circuits, requiring little-to-no manual intervention.
Combining the measurement method and compile flow in a closed-loop dynamic voltage
and frequency scaling system provides an almost turn-key solution to the reduction of tim-
ing safety margins, and is capable of yielding improved power consumption or throughput
performance. Experiments with a variety of application circuits show significant indicative
improvements of between 25% and 40% as a reduction in power consumption or increased
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throughput, with the promise of even greater improvement in smaller, higher performance
devices, oﬀering a comprehensive solution for dynamic scaling of arbitrary circuits on FP-
GAs.
OSM fits into the context of existing timing measurement methods, which have been
reviewed in Section 2.4. It combines various attributes of these techniques providing di-
rect, online measurements, in arbitrary circuits, which are continuous, and accurate with
reasonable resolution and low overhead, both in terms of area and performance. While the
existing techniques each have some of these capabilities, none combine them all.
However, further work is required in order to make these novel techniques widely usable
and robust. This has been described in each of the three technical chapters (Sections 3.6, 4.5
and 5.7). The primary limitation of the base OSM method is the problem of critical path
excitation as discussed extensively in Section 3.5.3. Because measurements are made online,
only paths which are excited by the circuit’s input data can be measured, this input data
may excite critical paths infrequently or never. Possible solutions to this are discussed in
Section 3.6.1.
The use of the SMI tool is currently restricted to the soft-logic of one family of FPGAs
from a single manufacturer. However, the principle of OSM is generally applicable; for
global utilisation in FPGAs it must either be mapped to each FPGA architecture and
a tool implemented for the diﬀerent manufacturer EDA tools, or integrated directly into
the fabric of the devices themselves. Adoption to ASICs would require transistor level
design of the sensors and tool support. Manufacturers integrating OSM more closely into
the low level chip design may provide insight into some of the parameters relating to
instrumentation coverage and margins for DVFS control.
Finally, more sophisticated DVFS control algorithms that make full use of the continuous
timing measurements provided by OSM would achieve performance improvements over the
ad hoc control used.
The work described in this thesis directly addresses current concerns of the semicon-
ductor industry (as highlighted by the ITRS) in providing sensors, which can be used
to improve the robustness and performance of a system, despite increasing variability and
reliability concerns, and demonstrating these sensors can be easily implemented and used.
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